The documentation and process conversion measured necessary to comply with this revision shall be completed by 3 July 2012.

INCH–POUND
MIL–STD–750–3
3 January 2012
SUPERSEDING
MIL–STD–750E (IN PART)
20 November 2006
(see 6.4)

DEPARTMENT OF DEFENSE

TEST METHOD STANDARD

TRANSISTOR ELECTRICAL TEST METHODS FOR SEMICONDUCTOR DEVICES

PART 3: TEST METHODS 3000 THROUGH 3999

AMSC N/A

FSC 5961

FOREWORD

1. This standard is approved for use by all Departments and Agencies of the Department of Defense.

2. This revision has resulted in many changes to the format, but the most significant one is the splitting the document into parts. See MIL–STD–750 for the change summary.

3. Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Logistics Agency, DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218–3990, or emailed to semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.daps.dla.mil.

CONTENTS

PARAGRAPH PAGE

CONTENTS

CONTENTS

CONTENTS

CONTENTS

CONTENTS

CONTENTS

This page intentionally left blank.

1. SCOPE

1.1 Purpose. Part 3 of this test method standard establishes uniform test methods for the electrical testing of semiconductor transistors to determine resistance to deleterious effects of natural elements and conditions surrounding military operations. For the purpose of this standard, the term "devices" includes such items as transistors, diodes, voltage regulators, rectifiers, tunnel diodes, and other related parts. This part of a multipart test method standard is intended to apply only to semiconductor devices.

1.2 Numbering system. The test methods are designated by numbers assigned in accordance with the following system:

1.2.1 Classification of tests. The electrical test methods included in this part are numbered 3000 to 3999 inclusive.

1.2.2 Test method revisions. Revisions are numbered consecutively using a period to separate the test method number and the revision number. For example, 3011.2 designates the second revision of test method 3011.

1.3 Method of reference. When applicable, test methods contained herein shall be referenced in the individual specification or specification sheet by specifying the test method number, and the details required in the summary of the applicable test method shall be listed. To avoid the necessity for changing documents that refer to test method of this standard, the revision number should not be used when referencing test methods. (For example: Use 3011 versus 3011.2.)

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3, 4, 5, and the individual test methods of this standard. This section does not include documents cited in other sections of this standard or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements documents cited in sections 3, 4, 5, and the individual test methods of this standard, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL–PRF–19500	–	Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL–STD–750	–	Test Methods For Semiconductor Devices.
MIL–STD–1686	–	Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices).

DEPARTMENT OF DEFENSE HANDBOOKS

MIL–HDBK–263	–	Electrostatic Discharge Control Handbook for Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices)(Metric).
MIL–HDBK–781	–	Military Handbook: Reliability Test Methods, Plans, and Environments for Engineering Development, Qualification, and Production.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch or https://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111–5094.)

2.3 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ASME INTERNATIONAL (ASME)

ASME Y14.38	–	Abbreviations and Acronyms for Use on Drawings and Related Documents.

(Copies of these documents are available online at http://www.asme.org or from ASME International, Three Park Avenue, New York, NY 10016–5990.)

ASTM INTERNATIONAL (ASTM)

ASTM F526	–	Standard Test Method for Using Calorimeters for Total Dose Measurements in Pulsed Linear Accelerator or Flash X-ray Machines.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA 19428–2959.)

INTERNATIONAL ORGANIZATION FOR STANDARDIZATION (ISO)

ISO 14644–1	–	Cleanrooms and Associated Controlled Environments – Part 1: Classification of Air Cleanliness.
ISO 14644–2	–	Cleanrooms and Associated Controlled Environments – Part 2: Specifications for Testing and Monitoring to Prove Continued Compliance with ISO 14644–1.

(Copies of these documents are available online at http://www.iso.ch or from the International Organization for Standardization American National Standards Institute, 11 West 42nd Street, 13th Floor, New York, NY 10036.)

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEDEC JESD34	–	Failure-Mechanism-Driven Reliability Qualification Of Silicon Devices.
JEDEC JESD51–1	–	Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device).
JEDEC JESD282	–	Silicon Rectifier Diodes.
JEDEC JESD531	–	Thermal Resistance Test Method for Signal and Regulator Diodes (Forward Voltage, Switching Method).

(Copies of this document are available online at http://www.jedec.org or from JEDEC, 3103 North 10th Street, Suite 240-S Arlington, VA 22201–2107.)

2.4 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein (except for related applicable specification sheet, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. DEFINITIONS

3.1 Abbreviations, symbols, and definitions. For the purposes of this part of the test method standard, the abbreviations, symbols, and definitions specified in MIL–PRF–19500, ASME Y14.38, and herein shall apply.

3.2 Acronyms used in this standard. Acronyms used in this part of the test method standard are defined as follows:

a.	ATE	–	Automatic test equipment.
b.	DUT	–	Device under test.
c.	ESD	–	Electrostatic discharge.
d.	ESDS	–	Electrostatic discharge sensitivity.
e.	FET	–	Field-effect transistor.
f.	HTRB	–	High temperature reverse bias.
g.	Hz	–	Hertz.
h.	IGBT	–	Insulated gate bipolar transistor.
i.	LINAC	–	Linear accelerator.
j.	MOS	–	Metal oxide semiconductor
k.	MOSFET	–	Metal oxide semiconductor field-effect transistor.
l.	NIST	–	National Institute of Standards and Technology.
m.	ns	–	Nanosecond.
n.	pF	–	Picofarad.
o.	P-N	–	p-n junction
p.	RF	–	Radio frequency.
q.	RH	–	Relative humidity.
r.	SOA	–	Safe operating area.
s.	SSOP	–	Steady-state operating power.
t.	TDE		Time dependent effects.
u.	TSP	–	Temperature sensitive parameter.
v.	UHF	–	Ultra high frequency.

4. GENERAL REQUIREMENTS

4.1 General. Unless otherwise specified in the individual test method, the general requirements of MIL–STD–750 shall apply.

4.2 Test circuits. The test circuits shown in the test methods of this test method standard are given as examples which may be used for the measurements. They are not necessarily the only test circuits which can be used; however the manufacturer shall demonstrate to the Government that other test circuits which they may desire to use will give results within the desired accuracy of measurement. Circuits are shown for PNP transistors in one circuit configuration only. They may readily be adapted for NPN devices and for other circuit configurations.

4.3 Non–destructive tests. Unless otherwise demonstrated, the test methods listed in table II shall be classified as nondestructive.

TABLE I. Non-destructive tests.

Test method number	Test
3101	Thermal impedance testing of diodes
3103	Thermal impedance measurements for IGBTs
3104	Thermal impedance measurements for GaAs
3051, 3052, 3053 (with limited supply voltage)	SOA (condition A for test method 3053)
3131	Thermal resistance (emitter to base forward voltage, emitter-only switching method)

NOTE: When the junction temperature exceeds the device maximum rated junction temperature for any operation or test (including electrical stress test), these tests shall be considered destructive except under transient surge or nonrepetitive fault conditions, or approved accelerated screening, when it may be desirable to allow the junction temperature to exceed the rated junction temperature. The feasibility shall be determined on a part by part basis and, in the case where it is allowed adequate sample testing, shall be performed to provide the proper reliability safeguards.

4.4 Destructive tests. No test methods within this test method standard have been classified as destructive.

4.5 Laboratory suitability. Prior to processing any semiconductor devices intended for use in any military system or sub-system, the facility performing the test(s) shall be audited by the DLA Land and Maritime, Sourcing and Qualification Division and be granted written Laboratory Suitability status for each test method to be employed. Processing of any devices by any facility without Laboratory Suitability status for the test methods used shall render the processed devices nonconforming.

5. DETAILED REQUIREMENTS

This section is not applicable to this standard.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. The intended use of this standard is to establish appropriate conditions for testing semiconductor devices to give test results that simulate the actual service conditions existing in the field. This test method standard has been prepared to provide uniform test methods, controls, and procedures for determining with predictability the suitability of such devices within military, aerospace and special application equipment.

6.2 International standardization agreement. Certain provisions of this test method standard are the subject of international standardization agreement. When amendment, revision, or cancellation of this test method standard is proposed which will affect or violate the international agreement concerned, the preparing activity will take appropriate reconciliation action through international standardization channels, including departmental standardization offices, if required.

6.3 Subject term (key word) listing.

Electrical tests
Laboratory Suitability
Non–destructive tests

6.4 Supersession data. The main body and five parts (–1 through –5) of this revision of MIL–STD–750 replace superseded MIL–STD–750E.

METHOD 3001.1

BREAKDOWN VOLTAGE, COLLECTOR TO BASE

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the device under the specified conditions is greater than the specified minimum limit.

2. Test circuit. See figure 3001–1.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the ammeter drop.

FIGURE 3001–1. Test circuit for breakdown voltage, collector to base.

3. Procedure. The resistor R_1 is a current-limiting resistor and should be of sufficiently high resistance to avoid excessive current flowing through the device and current meter. The voltage shall be gradually increased, with the specified bias conditions (condition A, B, C, or D) applied, from zero until either the minimum limit for $V_{(BR)CBX}$ or the specified test current is reached. The device is acceptable if the minimum limit for $V_{(BR)CBX}$ is reached before the test current reaches the specified value. If the specified test current is reached first, the device is rejected.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. Bias condition:

A. Emitter to base: Reverse bias (specify bias voltage).

B. Emitter to base: Reverse return (specify resistance of R_2).

C. Emitter to base: Short-circuit.

D. Emitter to base: Open-circuit.

This page intentionally left blank.

METHOD 3005.1

BURNOUT BY PULSING

1. Purpose. The purpose of this test is to determine the capabilities of the device to withstand pulses.

2. Procedure. The device shall be subjected to a pulse or pulses of the length, voltages, currents, and repetition rate specified with the specified pre-pulse conditions.

3. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Prepulse conditions (see 2).

   b. Pulse width (see 2).

   c. Pulse voltages and currents (see 2).

   d. Repetition rate (see 2).

   e. Measurements after test.

   f. Length of test or number of cycles.

This page is intentionally left blank.

METHOD 3011.2

BREAKDOWN VOLTAGE, COLLECTOR TO EMITTER

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the device under the specified conditions is greater than the specified minimum limit.

2. Test circuit. See figure 3011–1.



NOTES:

1. A PNP device is shown. For NPN types, reverse the polarities of the voltage and bias sources and zener diode.
2. An electronic switch, S may be necessary to provide pulses of short duty cycle to minimize the rise of junction temperature.
3. The current sensor, or ammeter, shall present essentially a short circuit to the terminals between which the current is being measured, or the voltage readings shall be corrected accordingly.
4. It is important to prevent, or dampen, potentially damaging oscillations in devices exhibiting negative resistance breakdown characteristics. Protection can be in the form of a circuit which circumvents the negative resistance region, such as one which provides suitable base current as the collector voltage is increased; however, the specified bias condition and test current must be applied when the voltage is measured. Additional protection can be provided with a zener diode, or transient voltage protection circuit to limit to collector voltage at, or slightly above, the specified minimum limit.
5. Regardless of the protection used, extreme care must be exercised to ensure the collector current and junction temperature remain at a safe value, as given in the applicable specification sheet.

FIGURE 3011–1. Test circuit for breakdown voltage, collector to emitter.

3. Procedure. The resistor R_1 is a current-limiting resistor and should be of sufficiently high resistance to avoid excessive current flowing through the device and current sensor. The voltage shall be increased, with the specified bias conditions (condition A, B, C, or D) applied, until the specified test current is reached. The device is acceptable if the voltage applied at the specified test current is greater than the minimum limit for $V_{(BR)CEX}$.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. Duty cycle and pulse width, when required (see figure 3011–1, above).

c. Bias condition:

A. Emitter to base: Reverse bias (specify bias voltage).

B. Emitter to base: Resistance return (specify resistance value of R_2).

C. Emitter to base: Short-circuit.

D. Emitter to base: Open-circuit.

METHOD 3015

DRIFT

1. Purpose. The purpose of this test is to determine the drift of a parameter specified in the applicable specification sheet of the device.

2. Apparatus. The apparatus used for the performance of the drift test shall be the same as that utilized for testing the associated parameter.

3. Procedure. The voltages and currents specified in the applicable specification sheet shall be applied. In the period from 10 seconds to 1 minute, the measurement specified in the applicable specification sheet shall drift no more than the amount specified in the applicable specification sheet.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test currents and voltages (see 3).

   b. Test parameter (see 3).

   c. Test apparatus or test circuit (see 2).

This page is intentionally left blank.

METHOD 3020

FLOATING POTENTIAL

1. Purpose. The purpose of this test is to measure the dc potential between the specified, open-circuited terminal and reference terminal when a dc potential is applied to the other specified terminals.

2. Test circuit. See figure 3020-1.



NOTE: The circuit shown is for measuring the emitter floating potential. For other device configurations, the above circuitry should be modified in such a manner that is capable of demonstrating device conformance to the minimum requirements of the individual specification sheet.

FIGURE 3020–1. Test circuit for floating potential.

3. Procedure. The specified dc voltage shall be applied to the specified terminals and the dc voltage of the open-circuited terminal and reference terminal shall be monitored.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3).

b. Input resistance of high impedance voltmeter (see figure 3020-1).

c. Test voltage application and reference terminals (see 3).

This page is intentionally left blank.

METHOD 3026.1

BREAKDOWN VOLTAGE, EMITTER TO BASE

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the device under the specified conditions is greater than the specified minimum limit.

2. Test circuit. See figure 3026-1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the ammeter drop.

FIGURE 3026–1. Test circuit for breakdown voltage, emitter to base.

3. Procedure. The resistor R_1 is a current-limiting resistor and should be of sufficiently high resistance to avoid excessive current flowing through the device and current meter. The voltage shall be gradually increased, with the specified condition (A, B, C, or D) applied, from zero until either the minimum limit for $V_{(BR)EBX}$ or the specified test current is reached. The device is acceptable if the minimum limit for $V_{(BR)EBX}$ is reached before the test current reaches the specified value. If the specified test current is reached first, the device is rejected.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3.).

b. Bias condition:

A. Collector to base: Reverse bias (specify bias voltage).

B. Collector to base: Resistance return (specify resistance of R_2).

C. Collector to base: Short-circuit.

D. Collector to base: Open-circuit.

This page is intentionally left blank.

METHOD 3030

COLLECTOR TO EMITTER VOLTAGE

1. Purpose. The purpose of this test is to measure the voltage between the collector and emitter of the device under specified conditions.

2. Test circuit. See figure 3030-1.



FIGURE 3030–1. Test circuit for collector to emitter voltage.

3. Procedure. The bias supplies shall be adjusted until the specified voltages and currents are achieved. The voltage between the collector and emitter shall then be measured. If high current values are to be used in this measurement, suitable pulse techniques may be used to provide pulses of short duty cycle to minimize the rise in junction temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents (see 3).

b. Duty cycle and pulse width if applicable (see 3).

This page is intentionally left blank.

METHOD 3036.1

COLLECTOR TO BASE CUTOFF CURRENT

1. Purpose. The purpose of this test is to measure the cutoff current of the device under the specified conditions.

2. Test circuit. See figure 3036-1.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter shall be corrected for the drop across the ammeter.

FIGURE 3036–1. Test circuit for collector to base cutoff current.

3. Procedure. The specified dc voltage shall be applied between the collector and the base with the specified bias condition (A, B, C, or D) applied to the emitter. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3.).

b. Test temperature if other than +25°C ±3°C and whether case or ambient (see 3.).

c. Bias condition:

A. Emitter to base: Reverse bias (specify bias voltage).

B. Emitter to base: Resistance return (specify resistance of R_2).

C. Emitter to base: Short-circuit.

D. Emitter to base: Open-circuit.

This page is intentionally left blank.

METHOD 3041.2

COLLECTOR TO EMITTER CUTOFF CURRENT

1. Purpose. The purpose of this test is to measure the cutoff current of the device under the specified conditions.

2. Test circuit. See figure 3041-1.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter shall be corrected for the drop across the ammeter.

FIGURE 3041–1. Test circuit for collector to emitter cutoff current.

3. Procedure. The specified voltage shall be applied between the collector and emitter with the specified bias condition (A, B, C, or D) applied to the base. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3).

b. Test temperature if other than +25°C ±3°C and whether case or ambient (see 3).

c. Bias condition:

A. Emitter to base: Reverse bias (specify bias voltage).

B. Emitter to base: Resistance return (specify resistance value of R_2).

C. Emitter to base: Short-circuit.

D. Emitter to base: Open-circuit.

This page is intentionally left blank.

METHOD 3051

SAFE OPERATING AREA (CONTINUOUS DC)

1. Purpose. The purpose of this test is to verify the boundary of the Safe Operating Area (SOA) of a transistor as constituted by the interdependency of the specified voltage, current, power, and temperature in a temperature stable circuit.

2. Test circuit. See figure 3051-1.



FIGURE 3051–1. Test circuit for SOA (continuous dc).

3. Procedure.

a. Starting with V_{CC} and V_{EE} at a low value, increase V_{CC} to approximately obtain specified V_{CE}. Increase V_{EE} to approximately obtain specified I_C. Increase V_{CC} and subsequently adjust V_{EE} to obtain specified V_{CE} and I_C. Operate the transistor at the specified temperature and for the specified time duration.

b. Decrease V_{CC} to obtain V_{CE} near zero. Turn off V_{EE}. Turn off V_{CC}.

c. The transistor shall be considered a failure if I_C varies ±10 percent during operation, or exceeds the end-points.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

   a. Maximum SOA graph: I_C versus V_{CE} (see 3.).

   b. Temperature, case or ambient (see 3.).

   c. Values of V_{CE} and I_C.

   d. Operating time (see 3).

   e. Measurements after test.

METHOD 3052

SAFE OPERATING AREA (PULSED)

1. Purpose. The purpose of this test is to verify the capability of a transistor to withstand pulses of specific voltage, current, and time, establishing a SOA.

2. Test circuit. See figure 3052-1.



FIGURE 3052–1. Test circuit for SOA (pulsed).

3. Procedure. Starting at a low value, adjust V_{BB2} and V_{CC} to the specified levels. With the duty cycle and pulse width preset to specified conditions, increase V_{BB1} voltage to achieve the specified I_C.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Maximum SOA graph: I_C versus V_{CE}.

b. Temperature, case or ambient.

c. Input pulse and bias conditions:

(1) Pulse duty cycle.

(2) Pulse width.

(3) t_r and t_f.

(4) Values for R_{BB2}, R_{BB1}, and V_{BB2} (see figure 3052-1).

(5) Number of pulses or test duration.

d. Values of R_E, V_{CC}, and I_C (see 3.).

e. Measurements after test.

This page is intentionally left blank.

METHOD 3053

SAFE OPERATING AREA (SWITCHING)

1. Purpose. The purpose of this test is to verify the capability of a transistor to withstand switching between saturation and cutoff for various specified loads, establishing a SOA.

2. Test circuit. See figure 3053-1.



FIGURE 3053–1. Test circuit for SOA (switching).

3. Procedure. The output load circuit configuration shall be as specified (condition A, B, or C). Starting at a low value, adjust V_{BB2} and V_{CC} to the specified levels. With the duty cycle and repetition rate preset to specified conditions, increase V_{BB1} voltage to achieve the specified I_C; and the output waveform (I_C versus V_{CE}) shall be observed on the scope. When the transistor is turned off (switched), the observed trace shall be a smooth curve between saturation and cutoff. Any oscillations or inconsistencies on the trace shall be cause for rejection.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Maximum SOA graph, with parameter coordinates as follows:

(1) I_C versus V_{CE} for load condition A.

(2) I_C versus V_{CE} for load condition B.

(3) I_C versus L as functions of R_{BB2} and V_{BB2}, for load condition C.

b. Load condition:

(1) Resistive load.

(2) Clamped inductive load.

(3) Unclamped inductive load.

c. Temperature, case or ambient.

d. Input pulse and bias conditions:

(1) Number of pulses or test duration.

(2) Pulse width.

(3) Pulse duty cycle.

(4) t_r and t_f.

(5) R_{BB1} and V_{BB1}.

(6) R_{BB2} and V_{BB2}.

e. Specific conditions for load and output bias:

Condition A: Values of R_L, I_C, and V_{CC}.

Condition B: Values of R_L, I_C, V_{CC}, diode type or characteristics, inductance and dc resistance of L.

Condition C: Values of I_C, V_{CC}, and characteristics of inductor L including its inductance, Q, dc resistance, and resonant frequency.

f. Measurements after test.

METHOD 3061.1

EMITTER TO BASE CUTOFF CURRENT

1. Purpose. The purpose of this test is to measure the cutoff current of the device under the specified conditions.

2. Test circuit. See figure 3061-1.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter shall be corrected for the drop across the ammeter.

FIGURE 3061–1. Test circuit for emitter to base cutoff current.

3. Procedure. The specified direct current voltages shall be applied between the emitter and the base with the specified bias condition (condition A, B, C, or D) applied to the collector. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Test voltage (see 3).

b. Test temperature if other than +25°C ±3°C and whether ambient or case (see 3).

c. Bias condition:

A. Collector to base: Reverse bias (specify bias voltage).

B. Collector to base: Resistance return (specify resistance of R_2).

C. Collector to base: Short-circuit.

D. Collector to base: Open-circuit.

This page is intentionally left blank.

METHOD 3066.1

BASE EMITTER VOLTAGE (SATURATED OR NONSATURATED)

1. Purpose. The purpose of this test is to measure the base to emitter voltage of the device in either a saturated or nonsaturated condition.

2. Test circuit. Circuit and procedure shown are for base to emitter. For other parameters the circuit and procedure should be changed accordingly. (See figure 3066-1).



NOTE: If necessary, switch S shall be used to provide pulses of short duty cycle to minimize the rise in junction temperature. When pulsing techniques are used, oscillograph methods shall be used to measure V_{BE} and the other necessary parameters and the duty cycle and pulse width shall be specified.

FIGURE 3066–1. Test circuit for base emitter voltage (saturated or nonsaturated).

3. Procedure.

3.1 Test condition A (saturated). The resistor R_1 shall be made large. If the pulse method is used, the resistor R_2 shall be chosen in combination with V_{CC} so that the specified collector current is achieved at a value of V_{CC} low enough to ensure that the device will not be operated in breakdown between pulses. If the pulse method is not used, resistor R_2 can be any convenient value. The current I_B and voltage V_{CC} shall be adjusted until I_B and I_C achieve their specified values. Then, $V_{BE} = V_{BE(sat)}$.

3.2 Test condition B (nonsaturated). For this test, resistor R_2 shall be zero. The specified values of I_B and V_{CE} shall be applied. V_{BE} is then measured. Alternately, the specified V_{CE} shall be applied and I_B adjusted to obtain the specified I_C.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

   a. Duty cycle and pulse width, when required.

   b. Test condition letter (see 3).

   c. Test voltages or currents (see 3).

   d. Parameter to be measured

METHOD 3071

SATURATION VOLTAGE AND RESISTANCE

1. Purpose. The purpose of this test is to measure the saturation voltage and resistance of the device under the specified conditions.

2. Test circuit. Circuit and procedure shown are for collector to emitter. For other parameters the circuit and procedure should be changed accordingly. (See figure 3071-1).



NOTE: If necessary, switch S shall be used to provide pulses of short duty cycle to minimize the rise in junction temperature. When pulsing techniques are used, oscillograph methods shall be used to measure V_{BE} and the other necessary parameters and the duty cycle and pulse width shall be specified.

FIGURE 3071–1. Test circuit for saturation voltage and resistance.

3. Procedure. The resistor R_1 shall be made large. If the pulse method is used, resistor R_2 shall be chosen in combination with V_{CC} so that the specified collector current may be achieved at a value of V_{CC} low enough to ensure that the device is not operated in breakdown between pulses. If pulse methods are not used, R_2 may be any convenient value. The current I_B and V_{CC} shall be adjusted until I_B and I_C achieve their specified values. $V_{CE(sat)}$ is then equal to the voltage measured by voltmeter V_{CE} under the specified conditions. Saturation resistance may be determined from the same circuit conditions, as follows:

$$r_{CE(sat)} = \frac{V_{CE}(sat)}{I_C}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Duty cycle and pulse width, when required (see 3).

b. Test voltages or currents (see 3).

c. Parameter to be measured.

This page is intentionally left blank.

METHOD 3076.1

FORWARD-CURRENT TRANSFER RATIO

1. Purpose. The purpose of this test is to measure the forward-current transfer ratio of the device under the specified conditions.

2. Test circuit. Circuit and procedure shown are for common emitter. For other parameters the circuit and procedure should be changed accordingly. (See figure 3076-1).



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter shall be corrected for the drop across the ammeter.

FIGURE 3076–1. Test circuit for forward-current transfer ratio.

3. Procedure. The voltage V_{CE} shall be set to the specified value and the current I_B shall be adjusted until the specified current I_C is achieved.

Then, $h_{FE} = \frac{I_C}{I_B}$

If high-current values are to be used in this measurement, switch S shall be used to provide pulses of short duty cycle to minimize the rise in junction temperature. When pulsing techniques are used, oscillograph methods may be used to measure I_C and I_B.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Test voltage or current (see 3).

b. Duty cycle and pulse width, when required (see 3).

c. Parameter to be measured.

This page is intentionally left blank.

METHOD 3086.1

STATIC INPUT RESISTANCE

1. Purpose. The purpose of this test is to measure the input resistance of the device under the specified conditions.

2. Test circuit. Circuit and procedure shown are for common emitter. For other parameters the circuit and procedure should be changed accordingly. (See figure 3086-1).



NOTE: If necessary, switch S shall be used to provide pulses of short duty cycle to minimize the rise in junction temperature. When pulsing techniques are used, oscillograph methods shall be used to measure V_{BE} and other necessary parameters and the duty cycle and pulse width shall be specified.

FIGURE 3086–1. Test circuit for static input resistance.

3. Procedure. The resistor R_1 shall be made large. If the pulse method is used, resistor R_2 shall be chosen in combination with V_{CC} so that the specified collector current is achieved at a value of V_{CC} low enough to ensure that the device will not be operated in breakdown between pulses. If the pulse method is not used, resistor R_2 can be any convenient value. The current I_B and V_{CC} shall be adjusted until I_B and I_C achieve their specified values.

$$\textit{Then:}\quad h_{IE} = \frac{V_{BE}}{I_B}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Pulse duty cycle and width, when required (see 3).

b. Test voltages or currents (see 3).

c. Parameter to be measured.

This page is intentionally left blank.

METHOD 3092.1

STATIC TRANSCONDUCTANCE

1. Purpose. The purpose of this test is to measure the static transconductance of the device under the specified conditions.

2. Test circuit. See figure 3092-1.



NOTE: For other configurations, the circuit may be modified in such a manner that it is capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

FIGURE 3092–1. Test circuit for static transconductance.

3. Procedure. The resistor R_1 shall be made large or the voltage source V_{BB} shall be replaced by a constant current source. The resistor R_2 shall be chosen in combination with V_{CC} so that the specified collector current is achieved at a value of V_{CC} which is lower than $V_{(BR)CEO}$. The current I_B shall be adjusted until V_{CE} and I_C achieve their specified values. The current I_C or I_E and the voltages V_{BE}, V_{BC}, or V_{EB} shall then be measured. Using the values obtained through these measurements, the static transconductance shall be calculated as follows:

For common emitter: $g_{ME} = \frac{I_C}{V_{BE}}$

For common collector: $g_{MC} = \frac{I_E}{V_{BC}}$

For common base: $g_{MB} = \frac{I_C}{V_{EB}}$

If high current values are to be used in the measurement, suitable pulse techniques may be used to provide pulses of short duty cycle to minimize the rise in junction temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

a. Test voltage or current (see 3).

b. Duty cycle and pulse width, if applicable.

This page is intentionally left blank.

METHOD 3100

JUNCTION TEMPERATURE MEASUREMENT AT BURN-IN AND LIFE TEST

1. Purpose. This purpose of this test is to verify a desired junction temperature (T_J) is achieved during burn-in and life-test environments, and is conducted on a representative sample of devices. There are two methods that may be used. Both use a temperature sensitive parameter (TSP) that is initially measured at the desired T_J and selected test-current levels. In the first test, method A, a selected low measuring current that does not cause significant self-heating is used (similar to thermal resistance test methods). In the second test, method B, a series of sequential current pulses are taken to characterize the TSP at the desired T_J in the same operating current region expected for the burn-in and life-test environments. These TSP values are again later compared during burn-in or life-test to verify the same T_J. In either case, a direct sampling method of T_J in the burn-in or life-test environment minimizes or eliminates possible errors introduced by ambient conditions, K factor, and non-linearity of component thermal resistance when applied at high temperatures. The method also allows the burn-in and life-test environment to be accurately characterized for thermal resistance junction to ambient ($R_{\theta JA}$) that can be used again to further advantage for similar products in the same test environment.

2. Scope. This applies to diode and transistor bipolar products requiring T_J verification during power burn-in that generates self-heating of T_J well above ambient or case temperature with applied power. It may also use an oven chamber or hot plate for achieving elevated ambient or case temperatures. The applied power testing may include ac operating life (ACOL) conditions for rectifiers, dc power in the operating breakdown region for zeners, and forward dc power conditions for signal diodes and others. Transistors also involve applied dc power conditions. This generally does not apply to high temperature reverse bias (HTRB) unless sufficient power is applied to cause significant self-heating. Equivalent heating power options are also described in method A to accommodate existing TSP equipment measurement methods for thermal resistance.

3. Rationale. Increased requirements for semiconductor performance, reliability, and quality have forced the need for knowledge and greater accuracy of semiconductor devices T_J at burn-in and life-testing. This is necessary for making long-term calculations for reliability levels if using accelerating effects of burn-in or life-testing. Accurate T_J measurements can be difficult because of the many variables. Electrical considerations (power, voltage-current levels, waveforms, etc.), environmental consideration (mounting configuration, surroundings, mounting methodology, etc.), and selection of the T_J sensing method will affect results. It should also be noted that the thermal resistance characteristics of any semiconductor device are not necessarily constant with temperature or power dissipation, thus requiring thermal measurements under conditions that best duplicate actual operation in the burn-in or life-test environment for determining T_J.

4. Symbols and definitions. Many features are identical to those used for measuring thermal resistance for method A. For both methods, the burn-in and life-test environment shall simply be known as the test environment. Further details may be found in other references including JEDEC JESD531, JEDEC JESD51–1, and test methods 3101, 3131, and 4081 of this multipart test method standard.

a. TSP — Temperature sensitive parameter at the measuring current.

b. T_J — Junction temperature.

c. T_A — Ambient temperature in the test environment.

d. $R_{\theta JA}$ — Thermal resistance from junction to ambient.

e. $R_{\theta JL}$ — Thermal resistance from junction to lead.

f. $R_{\theta JC}$ — Thermal resistance from junction to case.

g. $R_{\theta JEC}$ Thermal resistance from junction to end-cap.

h. I_M Measuring current for the TSP (V_F or V_{BE}).

i. I_H Heating current.

j. t_H Heating time.

k. t_{MD} Measurement delay time

l. P_H Heating power.

m. V_F Forward voltage.

n. V_{BE} Base-emitter voltage.

o. V_{CE} Collector-emitter voltage.

p. I_C Collector current.

q. I_B Base current.

r. $V_{(BR)}$ Breakdown voltage.

s. V_Z Zener voltage.

t. I_F Forward current.

u. I_O Average I_F for 50 or 60 Hz sine wave and 180 degree conduction angle.

v. I_R Reverse standby current.

w. EC End-cap.

x. DUT Device under test.

5. Equipment. Applicable to both methods A and B unless otherwise noted.

5.1 TSP measurement. Test equipment to initially measure the TSP in a controlled temperature chamber, bath, or hot plate is required at a desired T_J for the sample DUT.

5.2 Power supplies and arrays. The equipment used shall also include the burn-in or life-test power supplies and panel/socket arrays for electrical contacts or heat sinking where the T_J is to be sample measured for the DUTs. This test environment is the same as used for all other remaining devices intended for burn-in screening or life-test.

5.3 Oven chamber. An oven chamber, bath, or hot plate to place the panel socket arrays with all the devices shall be used if elevated ambient temperatures are required.

5.4 Measuring TSP. For method A, equipment for measuring the TSP shall be similar to that described for thermal resistance in JEDEC JESD531, JEDEC JESD51–1, test methods 3101, 3131, or 4081 of this multipart test method standard. The TSP is sampled in a short measurement delay time (t_{MD}) after switching to a low measuring current (I_M) from the applied heating power source. The duty factor for sampling the TSP shall be 1percent or less of the heating time (t_H). It is considered optimum to use the same mode of power or heating current (I_H) as the power used in the test environment conditions. However, this method also allows for a dc forward heating current (I_H) power source often used in thermal resistance test methods to provide equivalent RMS power.

5.5 Sample-and-hold tester. For method B, a sample-and-hold tester for recording a sequential set of TSP measurements at operating currents in the same vicinity as the test environment operating current is required such as a Frothingham VF40, or equivalent, with the approval of the quality activity. The test pulses shall be kept narrow and widely spaced where additional heating of the junction will be insignificant.

5.6 Voltage and current measurements. In method B, a voltmeter and current meter shall be used to accurately measure the expected voltage and current levels in the test.

5.7 Thermocouple. A small bare-wire thermocouple of 36 AWG is required for ACOL evaluation.

6. Procedure for method A. This method uses a selected low measuring current for the TSP that does not cause significant self-heating (similar to thermal resistance test methods). The DUTs are a sample of serialized devices where the TSP is initially recorded at the desired temperature. They shall also be of the same construction as other devices in the test environment and be of sufficient quantity to provide a good sample for averaging. Unless otherwise specified, this shall be a minimum of five devices.

6.1 TSP measurement. First determine the nominal T_J desired for the burn-in or life-test. For military burn-in screening, the minimum T_J shall be specified by the applicable spec sheet. The maximum T_J is the rating for the DUT unless otherwise specified.

6.1.1 Desired T_J. In a separate temperature controlled chamber, bath, or hot-plate environment, the nominal T_J desired for the burn-in or life-test will initially be established within plus or minus 2°C (or as required) for recording the TSP. Additional T_J tolerance considerations are also noted in 6.3.3.

6.1.2 Recording TSP. After the DUTs have been introduced and brought to thermal equilibrium, the TSP shall be recorded in a serialized manner at a low steady-state measuring current (I_M) for method A. This would be the forward voltage of a diode (V_F) or base emitter voltage (V_{BE}) of a transistor. The magnitude of I_M shall be large enough to ensure the V_F or V_{BE} is turned on, but not large enough to cause significant self heating. For transistors, it is optimum to remove any bias voltage to the collector that generates current gain affecting I_M. However some thermal resistance equipment requires use of a collector voltage for a V_{BE} measurement. If so, that same test condition shall be used for measuring the TSP in burn-in as described in 6.3.2 and 6.4.1.e.

6.2 Test environment mounting.

6.2.1 Verifying T_J. The sample DUTs shall then be mounted in the test environment using sockets strategically located representing the coolest and hottest regions to verify T_J. This shall also include all other devices intended for the power test environment to duplicate the same cumulative heating effects. Those sockets used for the DUTs shall also be the same design as all others in the test environment. The DUTs shall also be electrically connected to the TSP measuring equipment that requires a set of Kelvin-sense leads to monitor junction voltage. The leads shall be attached so as to minimize heat sinking. Also see 6.5 on further ACOL considerations.

6.3 Test environment measurement.

6.3.1 Ambient temperature. The ambient temperature (T_A) shall be as specified at thermal equilibrium conditions including any convection or circulating air effects in an oven chamber where applicable. For hot-plate applications, the surface temperature and uniformity shall also be as specified to achieve desired case temperature (T_C) control as stated in 6.1.1 and 6.4.1.c.

6.3.2 Appling current or power. The same heating current (or equivalent RMS power) shall be applied in increasing increments for all devices while sampling for TSP on each DUT with a low duty factor at I_M in accordance with equipment description in 5.4. Working with each serialized DUT one at a time, monitor the junction voltage TSP at I_M while slowly increasing the heating current. The TSP will decline with increasing T_J for V_F or V_{BE}.

6.3.3 TSP for the desired T_J. 6.3.1 and 6.3.2 shall be repeated until the same TSP is achieved for the desired T_J in step 6.1.2 on the sample DUTs after the same equivalent current or RMS power is applied for all devices in the test environment. The power applied for this desired T_J level for each DUT shall be recorded. The average power for the DUTs shall also be determined and used as the value thereafter for applied power per unit during burn-in or life-test in 6.3.4. If thermal resistance from junction to ambient ($R_{\theta JA}$) is desired for future reference as described in 10.2, the T_A should also be recorded at this time.

NOTE: The T_J is also selected based on overall tolerances of the test environment. Also see 10.3 and equation 9 for slight T_J variations with the averaging effects of applied power above. For worst-case tolerances, the T_J should be placed nominally at the midpoint between the minimum and maximum allowed T_J required for the test environment. For example, this may be 155°C if the minimum is 135°C and maximum is 175°C. If either the applied heating power (P_H) or the desired T_J exceeds the DUT ratings, see steps 6.3.3.1 and 6.3.3.2. If not, proceed to 6.3.4.

6.3.3.1 Current and power ratings. If applied heating current or power P_H exceeds the rating of the device for burn-in screening to achieve the desired T_J, the following options apply:

a. The heat sinking may be reduced in the test environment.

b. The T_A may be increased until the desired T_J is achieved when allowed in the applicable specification sheet.

c. The current or power may be increased not to exceed the current density capability of the device.

6.3.3.2 T_J for JANS. The T_J may be higher than typical device ratings of 150°C to 200°C when applied to JANS life-test of MIL–PRF–19500 for a faster accelerated test environment. These may be specified at T_J values of 225°C to 275°C. However, these options shall not exceed temperatures where the DUTs (and remaining devices) cannot operate effectively as a semiconductor in the test environment. This may also be identified as the intrinsic or secondary breakdown region (thermal generation of electron-hole pairs starts approaching or exceeding the background doping levels of the PN junctions). This may also be observed by significant increases in reverse leakage current, or in more severe cases, the decline (or collapse) of reverse breakdown voltage (V_{BR}) on rectifiers, V_Z for higher voltage zeners, or V_{CE} for transistors. Also see note in 6.4.1.b for rectifiers.

6.3.4 Criteria once T_J is achieved. After the desired T_J is achieved for all devices, the burn-in or life-test may proceed with the average power per unit in 6.3.3 until completed for the required number of hours.

6.4 Power requirements. It is desirable to apply the same type of RMS heating power required for the test environment in 6.3 for each DUT as applied to all other devices before switching to the I_M level for measuring the TSP. However power supply equipment for thermal resistance test methods using dc forward heating current (I_H) and a low duty factor sample-and-hold method at I_M for the TSP may not offer that added flexibility. In such cases, the same equivalent RMS P_H may be used with a forward-heating current (I_H) as described in thermal resistance test methods where $P_H = I_H \times V_H$. When equivalent RMS heating power is in question, the duplication of lead, case, or end-cap temperatures (T_L, T_C or T_{EC}) is required to verify identical RMS power as described in 6.5 for ACOL considerations.

6.4.1 Test environment and DUT power options.

a. Signal and Schottky diodes (dc burn-in with I_F): The required heating power is forward dc current (I_F) multiplied times the forward voltage (V_F) observed during the dc burn-in or life-test (or $P_H = I_F \times V_F$). No equipment handicaps should exist with this test environment since I_F equates to the forward heating current (I_H) for thermal resistance test methods.

b. Rectifiers (ACOL burn-in with I_O): The required ac operating life at rated I_O may be approximated in equivalent RMS heating power by $P_H = I_O (0.107 + 0.785\ V_{FM})$ where V_{FM} is the peak forward voltage observed during the half-sine wave and I_O is the rated average rectified output current for 50 Hz or 60 Hz sine-wave input and a 180 degree conduction angle (see JEDEC JESD282). With this definition, the peak forward current in each half-sine wave is 3.14 x I_O. This P_H also assumes the power in the reverse direction is negligible due to leakage current (I_R) and applied reverse voltage (V_{RRM}) as defined in JEDEC JESD282 or test method 1038 of this multipart test method standard.

For equipment limitations to measure TSP, the DUT samples may also use the same effective forward power where P_H is the forward heating current (I_H) multiplied times the forward heating voltage (V_H) as described in 6.4. The same effective power with ACOL may be verified with identical T_L, T_C, or T_{EC}. See 6.5 to measure T_L, T_C, or T_{EC}. Also see background information in 9.3 for the correlation of RMS power with T_L, T_C, or T_{EC}.

NOTE: A reverse power loss may not be observed if limiting resistors have externally absorbed the intended reverse voltage (V_{RRM}) in an ACOL test environment due to high leakage currents (I_R x R voltage drop), or due to collapsing voltage as described in 6.3.3.2. The required V_{RRM} shall be sample monitored to verify it has been successfully applied where applicable to all the other remaining rectifier devices under ACOL power. Limiting or ballast resistors are often used in series with each device that are then placed in parallel array connections with typical power supplies for burn-in or life-test methods. This regulates I_O or limits excessive current flow if a device electrically degrades or shorts to allow continued burn-in or life-testing of remaining devices for the period of time required.

c. Schottky (HTRB burn-in with I_R): To minimize high power and burn-in current levels, the required P_H is applied as an HTRB with reverse voltage (V_R) and selected range of reverse current (I_R) for all devices at elevated temperature. At low power where there is no significant self heating, the T_C may be assumed the same value as T_J. In this example, the $P_H = I_R \times V_R$ where I_R is increased at elevated temperature. For test equipment options, the DUT sample may also use the equivalent forward RMS power (P_H) as described in 6.4. Where applicable, the T_C may simply be measured directly for the T_J equivalent as described in 8.

d. Zeners (dc burn-in with I_Z): The required P_H is the zener burn-in current (I_Z) multiplied times the nominal zener voltage (V_Z) where $P_H = I_Z \times V_Z$. The V_Z is also adjusted for the expected T_J using the rated temperature coefficient of the zener (α_{VZ}). For equipment limitations, the DUT sample may use the equivalent forward RMS power (P_H) as described in 6.4.

e. Transistors (dc burn-in with I_C): The required heating power is the collector current (I_C) multiplied times the collector emitter voltage (V_{CE}) during the dc burn-in or life-test plus any significant base current (I_B) multiplied times base emitter voltage (V_{BE}) where $P_H = I_C \times V_{CE} + I_B \times V_{BE}$. Typically the $I_B \times V_{BE}$ power may be negligible. The low duty factor sample measurement for the TSP shall be with the same conditions as in 6.1.2.

6.5 ACOL considerations (rectifiers). If the parts for burn-in or life-test are to receive ACOL conditions, an additional step shall be added after 6.2.1 to ensure equivalent heating and T_J to the DUT samples.

6.5.1 Thermocouple mounting. When the voltage monitoring leads are being attached to the DUTs for testing in the burn-in configuration in 6.2.1, also solder on a fine 36 AWG bare wire thermocouple to each of them. The thermocouple should be mounted at zero distance from the body of the part. The thermocouple shall be mounted to not interfere when the DUT is placed in the burn-in or life-test fixtures.

6.5.2 Thermocouple usage. Also solder a thermocouple as described in 6.5.1 to the nearest device of each DUT location that receives ACOL power in the test environment.

6.5.3 Thermocouple temperature. As each of the serialized DUT parts are set to the desired T_J using the dc current method in the burn-in or life-test environment, also record the thermocouple temperature reading. These thermocouple readings are then used to set the ac power levels in 6.5.4.

6.5.4 Average T_J. Apply power to heat the remaining diodes using the required ACOL while monitoring the thermocouple temperature. Increase the ac power input until the thermocouple in 6.5.2 reaches the temperature level of the DUTs in 6.5.3 at the desired T_J. Record the ACOL power conditions applied for each device described in 6.5.2. These values are then averaged for determining ACOL power applied for all devices. This process guarantees that all the devices will be tested at the required average T_J for burn-in or life-test. Also see 9.3 for further background information.

NOTE: The rectifier diode with the lowest V_F or the lowest ambient temperature (T_A) position in the test environment would require the greatest power for a given thermocouple reading to ensure the same T_J is achieved.

7. Procedure for method B. This method uses a sequential set of current pulses to characterize the TSP at the T_J in the same operating current region expected for the burn-in or life-test environment. The DUTs are a sample of devices where the TSP is recorded at the desired temperature. They shall also be of the same construction as other devices in the test environment and shall be of sufficient quantity to provide a good sample for averaging. Unless otherwise specified, this shall be a minimum of five devices.

7.1 TSP measurement. First determine the nominal T_J desired for the burn-in or life-test. For military burn-in screening, the minimum T_J shall be specified by the applicable specification sheet. The maximum T_J is the rating for the DUT unless otherwise specified.

7.1.1 Desired T_J. In a separate temperature controlled chamber, bath, or hot-plate environment, the nominal T_J desired for the burn-in or life-test will initially be established within ± 2°C (or as required) for recording the TSP. Additional T_J tolerance considerations are also noted in 7.3.3.

7.1.2 Recording TSP measurements. A sample-and-hold tester shall be programmed for recording a sequential set of TSP measurements at operating currents in the same vicinity as anticipated for the test environment. This will perform incremental pulse V_F-I_F, V_Z-I_Z, or V_{BE}-I_{CE} tests.

a. Choose the incremental current range so that the recorded values will be centered near the current level that is expected for the burn-in or life-test environment.

b. Program the sample-and-hold test equipment to record junction TSP voltage readings with a sufficiently low duty factor that will not warm the DUT when taking sequential readings. Typical test parameters for a leaded switching diode may be as follows:

(1) 0.5 ms pulse width.

(2) 1 second wait interval.

(3) 500 mA starting level for I_F.

(4) 20 steps at 5 mA increasing increments.

NOTE: The smaller the incremental steps, the more accurate the chart will be when correlating to values taken in burn-in or life-test. Since this test is performed with a low duty factor power and thermally stable parts, any holding fixture may be used, but Kelvin leads are required.

7.1.3 Data. After the DUTs have been introduced and brought to thermal equilibrium, the TSP shall be recorded in a serialized manner by cycling each part through the expected current range and printing out the data for each identified device. Each set of data is applicable only for that particular serialized part and T_J.

7.2 Test environment mounting.

7.2.1 Verify T_J. The sample DUTs shall then be mounted in the test environment using sockets strategically located representing the coolest and hottest regions to verify T_J. All other devices intended for burn-in or life-test shall also be mounted in the test environment to duplicate the same cumulative heating effects. Those sockets used for the DUTs shall also be the same design as all others in the test environment. The DUTS shall also be electrically connected to the TSP measuring equipment that requires a set of Kelvin sense leads to monitor junction voltage. These leads shall be attached so as to minimize heat sinking. Also see 7.4 for ACOL considerations.

7.3 Test environment measurement.

7.3.1 Thermal equilibrium. The ambient temperature (T_A) shall be as specified at thermal equilibrium conditions including any convection or circulating air effects in an oven chamber where applicable.

7.3.2 Desired level. A common heating current shall be applied in increasing increments for all devices while sampling for TSP on each DUT. Working with each serialized DUT one at a time, monitor the junction voltage TSP while slowly varying the common junction current. When the DUT being monitored is at thermal equilibrium where both its current and voltage readings match a set of readings on the chart taken in 7.1.3, the T_J of that DUT is known to be at the desired level. This is graphically displayed on figure 3100-1. For accuracy, the voltage readings should optimally use the same test equipment that can record in both a sample-and-hold mode in 7.1.3 and continuously in 7.3.2.

7.3.3 Desired T_J. Paragraph 7.3.2 shall be repeated until both the current and voltage readings match a set of corresponding readings for the desired T_J level on each serialized DUT after the same equivalent RMS power is applied for all devices in the test environment. The power applied for this desired T_J level for each DUT shall be recorded. The average power for the DUTs shall also be determined and used as the value thereafter for applied power per unit during burn-in or life-test in 7.3.4. If the thermal resistance from junction to ambient $R_{\theta JA}$ is desired for later reference as indicated in 10.2, the T_A should also be recorded.

NOTE: The T_J is also selected based on overall tolerances of the test environment. Also see 10.3 and equation 9 for slight T_J variations with the averaging effects of applied power above. For worst case tolerances, the T_J should be placed nominally at the midpoint between the minimum and maximum allowed T_J required for the test environment. For example, this may be 155°C if the minimum is 135°C and maximum is 175°C. If either the applied heating power (P_H) or the desired T_J exceeds the DUT ratings, see 7.3.3.1 and 7.3.3.2. If not, proceed to 7.3.4.



FIGURE 3100–1. Frothingham VF40 curve.

7.3.3.1 Power rating. If the applied heating power (P_H) exceeds the rating of the device for burn-in screening to achieve the desired T_J, the following options apply:

a. The heat sinking may be reduced in the test environment.

b. The T_A may be increased until the desired T_J is achieved when allowed by the applicable specification sheet.

c. The current or power may be increased not to exceed the current density capability of the device.

7.3.3.2 T_J for JANS. The T_J may be higher than typical device ratings of 150°C to 200°C when applied to JANS life-test in groups B, C, and E of MIL–PRF–19500 for a faster accelerated test environment. These may be specified at T_J values of 225°C to 275°C. However, these options shall not exceed temperatures where the DUTs (and remaining devices) cannot operate effectively as a semiconductor in the test environment. This may also be identified as the intrinsic or secondary breakdown region (thermal generation of electron-hole pairs starts approaching or exceeding the background doping levels of the PN junctions). This may also be observed by significant increases in reverse leakage current, or in more severe cases, the decline (or collapse) of reverse breakdown voltage (V_{BR}) on rectifiers, V_Z for higher voltage zeners, or V_{CE} for transistors. Also see note in 6.4.1.b for rectifiers.

7.3.4 Desired T_J. After the desired T_J is achieved for all devices, the burn-in or life-test may proceed with the average power per unit in 7.3.3 until completed for the required number of hours.

7.4 ACOL considerations (rectifiers). If the sample-and-hold test equipment is equipped with synchronized test capabilities for measuring the TSP voltage in the desired forward conducting half-cycle region for ACOL operation, this can again be tested in a similar manner described in 7.3. As described in 7.3.2, this should optimally be provided with the same voltage test equipment. For synchronized capabilities, a Frothingham model VF40DB or equivalent may be used. If a synchronized test capability is not available, alternative steps shall be added after 7.2.1 to ensure equivalent heating and T_J to the DUT samples. These are described in 7.4.1 through 7.4.4.

7.4.1 Thermocouple mounting. When the voltage monitoring leads are being attached to the DUTs for testing in the burn-in configuration in 7.2, also solder on a fine 36 AWG bare wire thermocouple to each of them. The thermocouple should be mounted at zero inch distance from the body of the part. The thermocouple will have to be mounted to not interfere when the DUT is placed in the burn-in or life-test fixtures.

7.4.2 Thermocouple usage. Also solder a thermocouple as described in 7.4.1 to the nearest device of each DUT location that receives ACOL power in the test environment.

7.4.3 Thermocouple temperature. As each of the serialized DUT parts is set to the desired T_J using the dc current method in the ACOL test environment, also record the thermocouple temperature reading. These thermocouple readings are then used to set the ac power levels in 7.4.4.

7.4.4 Average T_J. Apply power to heat the remaining diodes using the required ACOL while monitoring the thermocouple temperature. Increase the ac power input until the thermocouple in 7.4.2 reaches the temperature level of the DUT in 7.4.3 at the desired T_J. Record the ACOL power conditions applied for each device described in 7.4.2. These values are then averaged for determining ACOL power applied for all devices. This process guarantees that all the devices will be tested at the required average T_J for burn-in or life-test. Also see 9.3 for further background information.

NOTE: The rectifier diode with the lowest V_F or the lowest ambient temperature (T_A) position in the test environment would require the greatest power for a given thermocouple reading to ensure the same T_J is achieved.

8. Procedure for method C. This method only applies to case mounted power devices where the operating power or current region expected for the burn-in or life-test environment is still well below that of the rating of the device. In these examples, the T_J of the device is not significantly higher than the case temperature T_C. This operating feature and direct measurement of case temperature may be used to confirm the minimum required T_J is met for the burn-in or life-test environment.

9. Background information.

9.1 Equations for T_J, T_A, P_H, and $R_{\theta JA}$. The observed values of the T_J rise above T_A in the test environment would be the product of effective RMS heating power (P_H) multiplied times the total effects of component thermal resistance from junction to ambient ($R_{\theta JA}$).

This may also be stated as follows:

$$\text{Equation (1)} \qquad T_J = T_A + P_H \times R_{\theta JA}$$

The T_A is the ambient temperature in the immediate vicinity of an open burn-in rack or the ambient inside a convection oven chamber for life-test. If T_A is recorded at 6.3.3 or 7.3.3, then the $R_{\theta JA}$ can also be determined as follows:

$$\text{Equation (2)} \qquad R_{\theta JA} = (T_J - T_A)/P_H$$

9.2 Thermal resistance definitions for $R_{\theta JL}$, $R_{\theta JC}$, $R_{\theta JEC}$, $R_{\theta LA}$, $R_{\theta CA}$, and $R_{\theta ECA}$.. The thermal resistance ($R_{\theta JA}$) is the total of the DUT thermal resistance junction to lead or case ($R_{\theta JL}$ or $R_{\theta JC}$), and the thermal resistance of the test environment from lead or case (test socket) to ambient ($R_{\theta LA}$ or $R_{\theta CA}$). For example:

$$R_{\theta JA} = R_{\theta JL} + R_{\theta LA}$$
$$\text{or} \qquad R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

This also applies to surface mount devices that may use an end-cap- reference rather than case. In this example:

$$R_{\theta JA} = R_{\theta JEC} + R_{\theta ECA}$$

The T_J in each of these examples can be determined as follows:

$$\text{Equation (3)} \qquad T_J = T_A + P_H \times (R_{\theta JL} + R_{\theta LA}) = T_L + P_H \times R_{\theta JL}$$

$$\text{Equation (4)} \qquad T_J = T_A + P_H \times (R_{\theta JC} + R_{\theta CA}) = T_C + P_H \times R_{\theta JC}$$

$$\text{Equation (5)} \qquad T_J = T_A + P_H \times (R_{\theta JEC} + R_{\theta ECA}) = T_{EC} + P_H \times R_{\theta JEC}$$

Earlier methods have also determined T_J based on these relations that use thermal resistance of the component and also the reference point temperature (T_L, T_C, T_{EC}) measured in the test environment with applied power (P_H). Possible sources of error included the use of maximum rated thermal resistance rather than actual value (see note), nonlinear features affecting thermal resistance or K factor at notably higher temperatures during life-test and difficulty in measuring reference temperature (T_L, T_C, T_{EC}) particularly for enclosed convection air ovens.

NOTE: For accurate determination of T_J, this requires the actual component thermal resistance value rather than the maximum rating. This distinction is important to ensure adequate T_J values are achieved in 6.3.3 or 7.3.3.

9.3 Correlation of RMS power with T_L, T_C, or T_{EC}. The lead, case, or end-cap temperature reference points within the test environment are as follows:

Equation (6) $T_L = T_A + P_H \times R_{\theta LA}$

Equation (7) $T_C = T_A + P_H \times R_{\theta CA}$

Equation (8) $T_{EC} = T_A + P_H \times R_{\theta ECA}$

If the T_L, T_C, or T_{EC} is the same between any two devices in identical test environment conditions for ambient temperature and thermal resistance of the test socket from component to ambient, then the effective RMS power shall be the same between them as may be observed in Equation 6, 7, and 8. This feature may be used to advantage in determining equivalent P_H levels in different power modes as described in 6.5 and 7.4. Also when the same equivalent heating power levels are applied to devices of identical design with the same thermal resistance at the same T_L, T_C, or T_{EC}, then the same T_J is achieved as shown in Equation 3, 4, and 5.

10. Summary.

10.1 Repeatable T_J values. This procedure may not require repeating for every lot processed for burn-in and life-test if this method verifies the same T_J values (within acceptable tolerances) for thermally identical test environments and devices to be tested as demonstrated in 9.1 and Equation 1. This would occur in a test environment with the same T_A and heat-sinking effects ($R_{\theta LA}$, $R_{\theta CA}$, or $R_{\theta ECA}$), as well as components of the same thermal resistance ($R_{\theta JL}$, $R_{\theta JC}$, or $R_{\theta JEC}$). These conditions provide the same effective $R_{\theta JA}$ and the same T_J values as demonstrated in 9.2. The value of $R_{\theta JA}$ is determined in 10.2.

10.2 The effective thermal resistance. $R_{\theta JA}$ for the test environment can be determined for the devices or DUTs with the P_H recorded at 6.3.3 or 7.3.3 with ambient temperature (T_A) and junction temperature (T_J) with Equation 2 in 9.1. The $R_{\theta JA}$ for identical test environments and products can then be used to advantage for determining other desired T_J values when needed at applied power levels P_H or ambient temperature (T_A) conditions.

10.3 Average power. When an individual (average) power level P_H is selected for the test environment in 6.3.3 or 7.3.3, small variations in power ΔP_H to this average will exist over the sample number of DUTs to achieve the same TSP or T_J. As a result, slight variations in ΔT_J will also occur for continuing the burn-in or life-test in 6.3.4 or 7.3.4 with typical power supplies and wiring harnesses. This ΔT_J may also be determined from Equation 1 as shown below in Equation 9.

Equation (9) $\Delta T_J = T_A + \Delta P_H \times R_{\theta JA}$

This added consideration for T_J tolerances in 6.3.3 or 7.3.3 is of interest since the same operating current or power condition is applied to all devices for continuing burn-in or life-test in 6.3.4 or 7.3.4 with typical power supplies and wiring harnesses. These slight T_J variations may be from small variations in socket and component thermal resistance. It may also be from notable variations in ambient temperature in the immediate vicinity of each DUT placed at different locations in the test environment.

This page is intentionally left blank.

METHOD 3101.5

THERMAL IMPEDANCE AND THERMAL RESPONSE TESTING OF DIODES

1. Purpose. The purpose of this test is to determine the thermal performance of diode devices. This can be done in two ways, steady-state thermal impedance or transient thermal impedance testing. Steady-state thermal impedance (referred to as thermal resistance) determines the overall thermal performance of devices. A production oriented screening process, referred to as thermal transient testing, is a subset of thermal impedance testing and determines the ability of the diode chip-to-header interface to transfer heat from the chip to the header, and is a measure of the thermal quality of the die attachment. Also Thermal response testing may be done for production screening. Thermal impedance is measured in ºC/W. This quotient measures the change in junction temperature in degrees Centigrade as a result of a known power level in watts applied for a specific heating time. The junction temperature measurements are achieved by a temperature sensitive parameter (TSP) or what is often the forward diode voltage with a known temperature characteristic at a specific measuring current. The thermal response is most often only the measurement of the change in volts of the TSP with a specified power and heating time that can also be equated to a junction temperature change in °C. Both methods are a measure of the thermal qualify of the die attachment. It is relevant to designs that use either headers, or heat conducting plugs, with mass and thermal conductivity allowing effective discrimination of poor die attachments. This is particularly true with power devices. The method can be applied to rectifier diodes, transient voltage suppressors, power Zener diodes, and some Zener, signal, and switching diodes. This method is intended for production monitoring, incoming inspection, and pre-burn in screening applications. Some Zener constructions, particularly when used with small junction area designs, cool to rapidly from the cessation of heating current to provide accurate measurement when forward (diode) current is used for this test. For such devices, a method is provided to apply currents in the Zener direction and make a measurement much closer to the termination of the heating current. In this way, no minority carriers are involved and inductive effects are minimized due to lower test current. This may be considered a lab measurement since cable lengths in an automated test equipment (ATE) may prevent accurate measurements so close to cessation of the heating current. This laboratory method is intended on initial Zener device design verification for correlation to forward direction thermal impedance testing (such as with an ATE) prior to establishing a production test limit. Correlation assurance shall be provided in the forward production monitoring that thermal impedance in the reverse direction (Zener) shall not exceed the specified limit. If this Zener test method exceeds the forward method by 10 percent or more, production monitoring (with an ATE in the forward direction) will require a lower limit, for some devices, than that required by the more accurate lab method (see 5.1).

1.1 Background and scope for thermal transient testing. Steady-state thermal impedance and transient thermal impedance of semiconductor devices are sensitive to the presence of these voids in the die attachment material between the semiconductor chip and package since voids impede the flow of heat from the chip to the substrate (package). Due to the difference in the thermal time constants of the chip and package, the measurement of transient thermal response can be made more sensitive to the presence of voids than can the measurement of steady-state thermal response. This is because the chip thermal time constant is generally several orders of magnitude shorter than that of the package. Thus, the heating power pulse width can be selected so that only the chip and the chip-to-substrate interface are heated during the pulse by using a pulse width somewhat greater than the chip thermal time constant but less than that of the substrate. Heating power pulse widths ranging from 1 ms to 400 ms for various package designs have been found to satisfy this criterion. This enables the detection of voids to be greatly enhanced, with the added advantage of not having to heat sink the DUT. Thus, the transient thermal impedance or thermal response techniques are less time consuming than the measurement of thermal resistance for use as a manufacturing screen, process control, or incoming inspection measure for die attachment integrity evaluation.

2. Symbols, abbreviations, and definitions. The following symbols, abbreviations, and definitions shall apply for the purpose of this test method in the forward direction:

When using the zener direction as the TSP, instead of the forward direction, the following changes shall further apply to the definitions whenever they appear in the text:

Letter symbols

I_F is replaced by I_Z
V_F is replaced by V_{ZL}
V_H is replaced by V_{ZH}
V_{Fi} is replaced by V_{ZLi}
V_{Ff} is replaced by V_{ZLf}
ΔV_F is replaced by ΔV_{ZL}
V_{F1} is replaced by ΔV_{Z1}
V_{F2} is replaced by ΔV_{Z2}

Wording: forward bias is replaced by reverse bias.

a. ΔV_F, K, and CU parameter values will be substantially different when using the Zener direction. Some difference will be observed between Zeners with different nominal voltages.

b. CU: The comparison unit, consisting of ΔV_F divided by V_H, that is used to normalize the transient thermal response for variations in power dissipation.

NOTE: The typical units for CU are mV/V.

c. I_H: The current applied to the DUT during the heating time in order to cause power dissipation.

d. I_M: The measurement current used to forward bias the temperature sensing diode junction for measurement of V_F.

NOTE: See the introductory comments above when using the Zener direction for the TSP.

e. K: Thermal calibration factor equal to the reciprocal of α_{VF}.

NOTE 1: K must be measured over a temperature range similar to the test temperature range at an I_M that will permit resolution at the highest temperatures reached during the test.

NOTE 2: The typical units for K are °C/mV.

f. P_H: The product of V_H and I_H during the heating pulse.

g. $R_{\theta JA}$: Thermal resistance from device junction to the ambient T_A.

NOTE: The typical units for $R_{\theta JA}$ are °C/W.

h. $R_{\theta JC}$: Thermal resistance from device junction to a point on the outside surface of the case immediately adjacent to the device chip.

NOTE: The typical units for $R_{\theta JC}$ are °C/W.

i. $R_{\theta JX}$: Thermal resistance from device junction to a defined reference point.

NOTE: The typical units for $R_{\theta JX}$ are °C/W.

j. T_A : Ambient or free-air temperature, the air temperature measured below a device, in an environment of substantially uniform temperature, cooled only by natural air convection and not materially affected by reflective and radiant surfaces.

NOTE: Testing has historically been performed in an open lab or on the production floor subject to natural convection and air movement produced by HVAC (heating, ventilation and air conditioning) common to all industrial locations. Any air movement in excess of 1.0 m/s must be blocked.

k. T_{EC}: The temperature of the end cap of a surface-mount package.

l. t_H: The duration of P_H applied to the DUT.

m. theta: A term sometimes used in place of the symbol Z_θ in some art and associated text in this document.

n. T_J: The junction temperature of the DUT.

o. t_{MD}: Measurement delay time, the time from the start of P_H removal to the start of the final V_F measurement time, referred to as t_{SW}.

NOTE: Delay shall be sufficient in length to allow for attenuation of switching transients to occur. The delay time will vary according to the length of the cable to test fixture (short is always better), associated fixture inductances, package magnetic properties and chip charge storage properties. See further clarification of the use of t_{MD} in this document and in Appendix B.

p. TSP: The temperature sensitive parameter of V_F or V_Z.

q. t_{SW}: The sample window time during which final V_F measurement is made.

NOTE: The value of t_{SW} should be small; it can approach zero if an oscilloscope is used for manual measurements.

r. V_F: The forward biased junction voltage of the DUT used for junction temperature sensing or TSP.

NOTE: See introductory comments above when using the Zener direction for the TSP.

s. V_{Ff}: The final V_F value after application of heating power (P_H).

t. V_{Fi}: The initial V_F value before application of heating power (P_H).

u. V_H: The heating voltage resulting from the application of I_H to the DUT.

v. V_Z: The zener voltage.

NOTE: See introductory comments above.

w. V_{ZL}: The zener voltage of the DUT used for junction temperature sensing or the TSP.

x. V_{ZLf}: The final V_{ZL} value after application of heating power (P_H).

y. V_{ZLi}: The initial V_{ZL} value before application of heating power (P_H).

z. $Z_{\theta JC}$: Thermal impedance from device junction to a point on the outside surface of the case immediately adjacent to the device chip.

NOTE 1: $Z_{\theta JC}$ is measured over a time interval equal to the time constant of the device.

NOTE 2: The typical units for $Z_{\theta JC}$ are °C/W.

aa. $Z_{\theta JX}$: Thermal impedance from device junction to a time defined reference point.

NOTE 1: The typical units for $Z_{\theta JX}$ are °C/W.

NOTE 2: Z_{θ} has been called “theta” in some art and associated text in this document.

bb. α_{VF} : The temperature coefficient of V_F with respect to T_J at a fixed value of I_M.

NOTE: The typical units for α_{VF} are mV/°C.

cc. ΔT_J: The change in T_J caused by the application of P_H for a time equal to t_H.

dd. ΔV_F: The change in the TSP, V_F, due to the application of P_H to the DUT.

ee. ΔV_{ZL}: The change in the TSP, V_{ZL}, due to the application of P_H to the DUT.

3. Apparatus. The apparatus required for this test shall include the following, configured as shown on figure 3101–1, as applicable to the specified test procedure:

a. A constant current source capable of adjustment to the desired value of I_H and able to supply the V_H value required by the DUT. The current source should be able to maintain the desired current to within ±2 percent during the entire length of heating time.

b. A constant current source to supply I_M with sufficient voltage compliance to turn the TSP junction fully on.

c. An electronic switch capable of switching between the heating period conditions and measurement conditions in a time frame short enough to avoid DUT cooling during the transition; this typically requires switching in the microsecond or tens of microseconds range.

d. A voltage measurement circuit capable of accurately making the V_{Ff} measurement within the time frame with millivolt resolution.



FIGURE 3101–1. Thermal impedance testing setup for diodes.

4. Test operation.

4.1 General description. The test begins with the adjustment of I_M and I_H to the desired values. The value of I_H is usually at least 50 times greater than the value of I_M. Then with the electronic switch in position 1, the value of V_{Fi} is measured. The switch is then moved to position 2 for a length of time equal to t_H and the value of V_H is measured. Finally, at the conclusion of t_H, the switch is again moved to position 1 and the V_{Ff} value is measured within a time period defined by t_{MD} (or t_{MD} + t_{SW} depending on the definitions stated previously). The two current sources are then turned off at the completion of the test. (See figures 3101–2 and 3101–3.)

4.1.2 Thermal resistance and thermal impedance characterization of dual, quad and diode arrays. Traditionally, thermal impedance is required in device specification sheets without any clarification as to whether the values are for each element or all elements in parallel. While the assumption has been that the specification limits for thermal resistance apply to all elements in parallel, there has been no procedure on how to perform this. The thermal resistance test setup cannot directly parallel the diodes because the junction with the lower V_F may draw some of the current away from the other elements. Circuitry necessary for measuring thermal resistance and thermal impedance can be prohibitive. Thermal impedance shall be measured on each element individually while the other elements are un-powered as it is intended to access die-to-header bond quality. These individual readings cannot be combined in any way to yield the total rating. This means that there is no universal method to measure the dual or quad as a whole and the individual device specification shall not require such a measurement. Overall, power rating can be derived from similar packages employing single elements or by extensive computer modeling.

NOTE: For thermal resistance only, measuring one junction while the other junctions are passively biased at the same power level does work. No power is to be applied until V_{Fi} has been measured; however, V_{Ff} will likely be unaffected if the passively biased junctions are turned off a little late. The thermal resistance value for the measured junction is divided by the total number of junctions being biased to calculate an overall package thermal resistance.

To summarize:

a. Begin thermal resistance test of one junction while others are off.

b. Power up remaining junctions to same current as the junction under test.

c. Power off remaining junctions only after the test junction reading has been acquired.

d. Calculate total device thermal resistance equals reading of test junction divided by total junctions in array.

This technique is not recommended for transient thermal impedance since short readings are not affected much by adjacent junction elements and the switching of the remaining junctions in such short time periods is prohibitive.



Forward biased method

FIGURE 3101–2. Thermal impedance testing waveforms.



Zener biased method

FIGURE 3101–3. Thermal impedance testing waveforms.

4.2 Notes.

a. Some test equipment may provide a ΔV_F directly instead of V_{Fl} and V_{Ff}; this is an acceptable alternative. Record the value of ΔV_F.

b. Some test equipment may provide $Z_{\theta JX}$ directly instead of V_{Fl} and V_{Ff} for thermal resistance calculations; this is an acceptable alternative. Record the value of $Z_{\theta JX}$.

c. Alternative waveforms, as may be generated by ATE using the general principles of this method, may be used upon approval of the qualifying activity.

d. The Zener biased method in figure 3101–3 illustrates a positive TSP when the Zener is in avalanche breakdown. It is also possible to portray a negative TSP for low voltage Zeners when they are in the field emission or tunneling mode. A near zero TSP can also result from these two off-setting factors of a specific operating current that shall be avoided by changing to a higher or lower current. Also see 6 herein for TSP. Note that for Zeners, I_M can be equal to I_H provided the sense time for I_M at the end of t_H is no more than 5 percent of the overall heating test time (t_H) for I_H. This 5 percent value will correlate to a thermal impedance reading that is no more than 5 percent lower than the true value. This is not unlike to the minor errors caused by the measurement delay time associated with the V_F method.

e. Temperature compensated zeners (TCZ) do not normally respond to the Zener biased method of figure 3101–3 since the zener junction is compensated by a forward biased p-n junction diode hereafter referred to as a "stabistor". This compensation results in a near zero-TC for the reference voltage as desired where the TSP becomes ineffective in the normal operating direction for measuring thermal impedance. However, when the stabistor used is another Zener diode with a Vz higher than the TCZ's own Zener, the device can be operated in its reverse direction using the stabistor as both the heat-generating and temperature sensitive element. This is especially true if the two junctions are part of the same chip. When an independent stabistor chip or multiple stabistor chips are employed, the results will be an average of all the chips. Also the K factor used for the thermal impedance measurement becomes the total of the stabistor(s) and the Zener in the TCZ device. Heating test times for TCZ thermal measurement in the range of 10 ms to 30 ms allows all the junctions to be proportionally activated.

5. Acceptance limit.

5.1 General discussion. Variations in diode characteristics from one manufacturer to another cause difficulty in establishing a single acceptance limit for all diodes tested to a given specification sheet. Ideally, a single acceptance limit value for ΔV_F would be the simplest approach. However, different design, materials, and processes can alter the resultant ΔV_F value for a given set of test conditions. Listed below are several different approaches to defining acceptance limits. The ΔV_F limit is the simplest approach and is usually selected for screening purposes. Paragraphs 5.3 through 5.6 require increasingly greater detail or effort. In some examples, absolute thermal impedance limits are required for correlation to surge performance such as for Zeners. In such examples, setting a limit for Zener diode construction with the forward biased (the usual ATE) method requires prior evaluation of $Z_{\theta JX}$ (and $R_{\theta JX}$, when desired) by the Zener biased method. If the Zener method result is more than 10 percent higher, the limit shall be based on the more accurate Zener biased measurement. In such a case, if it is desired to use the forward biased method, the limit (of ΔV_F, $Z_{\theta JX}$, or $R_{\theta JX}$) shall be reduced by the extent (percentage) difference between the two methods.

5.2 ΔV_F limit. A single ΔV_F limit is practical if the K factor and V_H values for all diodes tested to a given specification sheet are nearly identical. Since these values may be different for different manufacturers, the use of different limits is likely to more accurately achieve the desired intent. (A lower limit does not indicate a better die bond when comparing different product sources.) The diode specification sheet would list the following test conditions and measurement parameters:

a. I_H (in A).

b. t_H (in ms).

c. I_M (in mA).

d. t_{MD} (in μs).

e. t_{SW} (in μs).

f. ΔV_F (maximum limit value, in mV).

5.3 ΔT_J limit. (Much more involved than ΔV_F, but useful for examining questionable devices.) Since ΔT_J is the product of K (in accordance with 6 herein) and ΔV_F this approach is the same as defining a maximum acceptable T_J rise for a given set of test conditions.

5.4 CU limit. (Slightly more involved than ΔT_J.) The ΔT_J limit approach described above does not take into account potential power dissipation variations between devices. The V_H value can vary, depending on chip design and size, thus causing the power dissipation during the heating time to be different from device to device. This variation will be small within a lot of devices produced by a single manufacturer but may be large between manufacturers. A CU limit value takes into account variations in power dissipation due to differences in V_H by dividing the ΔV_F value by V_H.

5.5 (K•CU) limit. (Slightly more involved but provides greater detail.) This is a combinational approach that takes into account both K factor and power dissipation variations between devices

5.6 $Z_{\theta JX}$ limit. (For full characterization; not required for screening purposes, but preferred if the proper ATE is available.) The thermal impedance approach uses an absolute magnitude value specification that overcomes the problems associated with the other approaches. Thermal impedance is time dependent and is calculated as follows:

$$Z_{\Theta JX} = \frac{\Delta T_J}{P_D} = \left| \frac{(K)(\Delta V_F)}{(I_H)(V_H)} \right| \text{°C/W}$$

5.7 $R_{\theta JX}$ limit. (For thermal resistance specification testing.) The thermal resistance to some defined point, such as the case ($R_{\theta JC}$), lead ($R_{\theta JL}$), or end cap ($R_{\theta JEC}$), is an absolute magnitude value specification used for equilibrium conditions. The t_H heating time shall therefore be extended to longer times (typically 20 to 50 seconds). In the example of $R_{\theta JC}$, $R_{\theta JL}$, or $R_{\theta JEC}$ measurements, the case, lead or end cap reference points shall be carefully stabilized and monitored in temperature which requires an infinite heat sink or careful monitoring for optimum results. The ΔT_J in the equation below is the difference in T_J to the case, lead, or end cap reference temperature as applicable by package type.

$$R_{\Theta JX} = \frac{\Delta T_J}{P_D} = \left| \frac{(K)(\Delta V_F)}{(I_H)(V_H)} \right| ^\circ C/W$$

NOTE: Some automated test equipment designed primarily for thermal impedance testing with short heating times (t_H) may not include capabilities of controlling or monitoring these reference temperatures for an accurate thermal resistance test measurement at long heating times. Also see method 4081, MIL-STD-750 for further details on testing thermal resistance of diodes.

5.8 General comment for thermal transient testing. One potential problem in using the thermal transient testing approach lies in trying to make accurate enough measurements with sufficient resolution to distinguish between acceptable and nonacceptable diodes. As the diode-under-test current handling capability increases, the thermal impedance under transient conditions will become a very small value. This raises the potential for rejecting good devices and accepting bad ones. Higher I_H values shall be used in this case.

6. Measurement of the TSP V_F (or V_Z). The calibration of V_F versus T_J is accomplished by monitoring V_F for the required value of I_M as the environmental temperature (and thus the DUT temperature), and is varied by external heating. It is not required if the acceptance limit is ΔV_F (see 5.2), but is relevant to the other acceptance criteria (see 5.3 through 5.6). The magnitude of I_M shall be chosen so that V_F is a linearly decreasing function over the normal T_J range of the device. I_M shall be large enough to ensure that the diode junction is turned on but not large enough to cause significant self heating. An example of the measurement method and resulting calibration curve is shown on figure 3101–4.



FIGURE 3101–4. Example curve of VF versus TJ.

Step 1: Measure V_{F1} at T_{J1} using I_M

Step 2: Measure V_{F2} at T_{J2} using I_M

Step 3: $K = \left| \frac{T_{J2} - T_{J1}}{V_{F2} - V_{F1}} \right| °C/mV$



NOTE: I_M shall be large enough to overcome surface leakage effects but small enough not to cause significant self heating. When using the Zener direction, the I_M may also require adjustment to avoid a near zero TSP where the avalanche breakdown effects are offset by tunneling or field emission. (See 4.2.d.)

T_J is externally applied: (e.g., via oven, liquid) environment.

FIGURE 3101–4. Example curve of VF versus TJ – Continued.

A calibration factor K (which is the reciprocal of the slope of the curve on figure 3101–4) can be defined as:

$$K = \left| \frac{T_{J2} - T_{J1}}{V_{F2} - V_{F1}} \right| °C/mV$$

It has been found experimentally that the K-factor variation for all devices within a given device type class is small. The usual procedure is to perform a K factor calibration on a 10 to 12 piece sample from a device lot and determine the average K and standard deviation (σ). If σ is less than or equal to 3 percent of the average value of K, then the average value of K can be used for all devices within the lot. If σ is greater than 3 percent of the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in determining device acceptance. As an alternative to using individual values of K, the manufacture may establish internal limits unique to their product that ensures atypical product removal from the population (lot-to-lot and within-the-lot). The manufacture shall use statistic techniques to establish the limits to the satisfaction of the Government.

NOTE: It is required that the range of temperatures that K-factor is measured over approximately correlates to the range of temperature used for thermal measurements. It is important to characterize the product at least once over a broad temperature range using increments of 25°C as well as over several values of I_M. This is especially true for room ambient steady-state thermal impedance measurements where the recorded value can be deceptively lower when the device is operated close to its maximum T_J. Some devices, especially gold doped devices, can have a saturation current at these elevated temperatures that can overwhelm the I_M current. Characterization is required as it might reveal that a higher value of I_M will be needed.

7. Establishment of test conditions and acceptance limits. Thermal resistance measurements require that IH be equal to the required value stated in the device specification sheets, typically at rated current or higher. Values for tH, tMD, and heat sink conditions are also taken from the device specification sheets. The steps shown below are primarily for thermal transient testing and thermal characterization purposes.

The following steps describe how to set up the test conditions and determine the acceptance limits for implementing the transient thermal test for die attachment evaluation using the apparatus and definitions stated above in 6.

7.1 Initial device testing procedure. The following steps describe in detail how to set up the apparatus described previously for proper testing of various diodes. Since this procedure thermally characterizes the diode out to a point in heating time required to ensure heat propagation into the case (i.e., the $R\theta JX$ condition), an appropriate heat sink should be used or the case temperature should be monitored.

Step 1: From a 20 to 25 piece sample, pick any one diode to start the setup process. Set up the test apparatus as follows:

I_H = 1.0 A	(Or some other desired value near the DUTs normal operating current: Typically higher for power diodes, and lower for Zener diodes, when measured in the Zener direction.)
t_H = 10 - 50 ms	Unless otherwise specified, for most devices rated up to 15 W power dissipation. See figures 3101–5 and 3101–6 for best heating time selection. Also see figures 3101–5 and 3101–6 for best heating time selection.
50 - 100 ms	Unless otherwise specified, for most devices rated up to 200 W power dissipation.
≥ 250 ms	For steady-state thermal resistance measurement. The pulse shall be shown to correlate to steady-state conditions before it can be substituted for steady-state condition. See test method 4081 of this multipart test method standard for further details on testing thermal resistance of diodes.
t_{MD} = 100 μs max	For nonmagnetic or noninductive lead/package where inductive delay or stored charge do not influence the reading, t_{MD} = 70 μs is a good choice. A larger value may be required on power devices with magnetic/inductive package elements that generate nonthermal electrical transients; unless otherwise specified, this would be observed in the t_3 region on figure 3101–3. If, however, a value of t_{MD} greater than 300 μs is required in order to be able to test outside of the inductive switching region, then correlation shall be made back to 70 μs from whatever value of t_{MD} is required for a stable test. Refer to appendix B for a technique for measuring devices that cannot be measured at t_{MD} = 70 μs maximum because of stored charge or package magnetic effects. The method will involve measuring at t_{MD} = a higher value and then following a simple calculation to correct the reading. The qualifying activity shall be notified if this alternate t t_{MD} method is to be used.

I_M = 10 mA (Or some nominal value approximately two percent, or less, of I_H.)
IMPORTANT: Diodes like Schottky and gold doped switching rectifiers can have enough saturation current so that the K-factor varies with temperature at lower values of I_M. It is safest to have previously measured at least once for each family type, the K-factor at 25ºC increments from 25ºC up to at least 150ºC (or T_J max) plus vary the current over a decade. Pick an I_M value where K-factor remains fairly consistent over temperature. If K is inconsistent, then use the K-factor that corresponds with the actual T_J achieved in the thermal impedance test (may require some iterations to calculate this value).

Step 2: Insert device into the apparatus test fixture and initiate a test. (For best results, a test fixture that offers some form of heat sinking would be desirable. Heat sinking is not needed if either the power dissipation during the test is well within the diode's free-air rating or the maximum heating time is limited to less than that required for the heat to propagate through the case.

Step 3: If ΔVF is in the 50 to 300 mV range, or ΔVZL is equivalent to the same ΔTJ, then proceed to the next step. This range approximately corresponds to a junction temperature change of roughly +25°C to +150°C and is sufficient for initial comparison purposes.

If ΔVF is less than 50 mV, return to step 1 and increase heating power into device by increasing IH· Exception: The maximum DUT or Test Equipment rated IH has been reached. In this case, the accuracy associated with using a smaller ΔVF shall be accepted. Equipment shall have at least 100 μV resolution for ΔVF. Higher resolution equipment can easily compensate if ΔVF is less than 50 mV. If ΔVF is greater than 150 mV, approximately corresponding to a junction temperature change greater than +75°C, it would probably be desirable to reduce the heating power by returning to step 1 and reducing IH. Note that some automatic test equipment automatically guards against this problem.

NOTE: The test equipment shall be capable of resolving ΔVF to within 5 percent. If not, the higher value of ΔVF shall be selected until the 5 percent tolerance is met. Two different devices can have the same TJ rise even when PH is different, due to widely differing VH. Within a given lot, however, a higher VH is more likely to result in a higher TJ rise. For such examples, this screen can be more accurately accomplished using the CU value. As defined in 2 herein, CU provides a comparison unit that takes into account different device VH values for a given IH test condition.

Step 4: Test each of the sample devices and record the data detailed in 8.

Step 5: Select out the devices with the highest and lowest values of CU or ZθJX and put the remaining devices aside.

The ΔVF values can be used instead of CU or ZθJX if the measured values of VH are very tightly grouped around the average value.

Step 6: Using the devices from step 5, collect and plot the heating curve data for the two devices in a manner similar to the examples shown on figure 3101–5.

Step 7: Interpretation of the heating curves is the next step. Realizing that the thermal characteristics of identical chips should be the same if the t_H is equal to or less than the thermal time constant of the chip, the two curves should start out the same for the low values of t_H. Non-identical chips (thinner or smaller in cross section) will have completely different curves, even at the smaller values of t_H. As the value of t_H is increased, thereby exceeding the chip thermal constant, heat will have propagated through the chip into the die attachment region. Since the heating curve devices of step 5 were specifically chosen for their difference, the curves of figure 3101–5 or 3101–6 diverge after t_H reaches a value where the die attachment variance has an affect on the device T_J and $Z_{\theta JX}$ as best observed on figure 3101–6 for a log-log plot. Increasing t_H further will eventually result in a flattening of the curve as the heating propagates in the device package and thermal impedance approaches the thermal resistance value of the device. If the device package has little thermal mass and is not well mounted to a good heat sink, the curve will not flatten very much, but will show a definite change in slope.

Step 8: Using the heating curve, select the appropriate value of tH to correspond to the inflection point in the transition region between heat in the chip and heat in the package.

If there are several different elements in the heat flow path: Chip, die attachment, substrate, substrate attach, and package for example in a hybrid, there will be several plateaus and transitions in the heating curve. Appropriate selection of tH will optimize evaluation sensitivity to other attachment areas.

Step 9: Return to the apparatus and set tH equal to the value determined from step 8.



NOTE: Log-linear plot. The time period when the two curves (lower best vs. upper worst) are farthest apart is the best heating time to use for thermal impedance die bond testing. Note that since the range from 10 ms to 100 ms in this example are nearly parallel, any place in that region is acceptable; however, 10 ms to 30 ms results in faster testing so that would be the logical choice. While log-log plots are requested for use in the device specification sheet, log-linear plots may be substituted with approval of the Qualifying Activity. See figure 3101–6 for a log-log example.

1. Both figures 3101–5 and 3101–6 are of the same data.

2. The log-linear incorrectly leads one to believe that maximum void test sensitivity is available anywhere above 10ms.

3. For tight resolution at long test times, the log-linear can provide better resolution. However, for short pulse operation, the log-log is far superior.

FIGURE 3101–5. Heating curves for two extreme devices (log-linear).



NOTE: The log-log plot (preferred) illustrates the ability of short test pulses during thermal impedance to detect poor die bonds. The time period when the two curves (lower best vs. upper worst) are farthest apart is the best time to use for thermal impedance die bond testing. Note that since the range from 10 ms to 100 ms in this example are nearly parallel, any place in that region is acceptable; however, 10 ms to 30 ms results in faster testing so that would be the logical choice. Each construction design may have a different “sweet zone”. For example, many double plug diodes are very near 10 ms for optimum heating times.

1. Both figures 3101–5 and 3101–6 are of the same data.

2. The log-log curve deals with resolution accuracy just like any automatic tester. Here the log-log curve makes it clear that you will lose resolution accuracy above 100ms.

FIGURE 3101–6. Heating curves for two extreme devices (log-log).

Step 10: Because the selected value of t_H is much less than that for thermal equilibrium, it is possible to significantly increase the P_H without degrading or destroying the device. The increased power dissipation within the DUT will result in higher ΔV_F or CU values that will make determination of acceptable and unacceptable devices much easier.

Step 11: The pass/fail limit, the cut-off point between acceptable and nonacceptable devices, can be established in a variety of ways:

a. Correlation to other die attachment evaluation methods, such as die shear and X-ray. While these two methods have little actual value from a thermal point of view, they do represent standardization methods as described in various standards.

b. Maximum allowable junction temperature variations between devices. Since the relationship between ΔT_J and ΔV_F is about 0.5°C/mV for forward bias testing, or a measurable equivalent for Zener direction testing, the T_J spread between devices can be easily determined. The T_J predicts reliability. Conversely, the T_J spread necessary to meet the reliability projections can be translated to a ΔV_F or CU value for pass/fail criteria.

To fully utilize this approach, it will be necessary to calibrate the devices for exact value of the T_J to V_F characteristic. The characteristic's slope, commonly referred to as K factor, is easily measured on a sample basis using a voltmeter, environmental chamber, temperature indicator, and a power supply setup as described in 6 herein. A simple set of equations yield the (T_J) once K and ΔV_F are known:

$$\Delta T_J = (K)\ (\Delta V_F)$$

$$T_J = T_A + \Delta T_J$$

Where T_A is the ambient or reference temperature. For thermal transient test conditions, temperature is usually equivalent to lead temperature (T_L) for axial lead devices or case temperature (T_C) for case mounted devices.

c. Statistically, from a 20 to 25 device sample, the distribution of ΔV_F or CU values should be a normal one with defective devices out of the normal range. Figure 3101–7 shows a ΔV_F distribution for a sample lot of diodes. NOTE: The left-hand side of the histogram envelope is fairly well defined but the other side is greatly skewed to the right. This is because the left-hand side is constrained by the absolute best heat flow that can be obtained with a given chip assembly material and process unless a test method error is introduced. The other side has no such constraints because there is no limit as to how poorly a chip is mounted.



FIGURE 3101–7. Typical ΔV_F (or $Z_{\theta JX}$) distribution with asymmetrical histogram distribution.

The usual rule of thumb in setting the maximum limit for ΔV_F , CU, or $Z_{\theta JX}$ is to use the distribution average value and three standard deviations (σ). For example:

$$\left|\left(\Delta V_F\right)\right| = \overline{\Delta V}_F + X\sigma$$

high
limit

$$\left|\left(CU\right)\right| = \overline{CU} + X\sigma$$

high
limit

$$\left|\left(Z_{\theta JX}\right)\right| = \overline{Z_{\theta JX}} + X\sigma$$

high
limit

Where X = 3 in most cases and $\overline{\Delta V_F}$, $\overline{\Delta CU}$, and $\overline{\Delta Z_{\theta JX}}$ are the average distribution values.

The statistical data required is obtained by testing 25 or more devices under the conditions of step 11.

The maximum limit determined from this approach should be correlated to the diode's specified thermal resistance. This will ensure that the ΔV_F or CU limits do not pass diodes that would fail the thermal resistance or transient thermal impedance requirements.

Step 12: Once the test conditions and pass/fail limit have been determined, it is necessary only to record this information for future testing requirements of the same device in the same package. It is also recommended that a minimum limit is established to ensure a test method error or other anomaly is investigated.

Step 13: After the pass/fail limits are established, there shall be verification that they correlate to good and bad bonded devices or the electrical properties such as surge.

The steps listed above are summarized in table 3101–I.

TABLE 3101–I. Summary of test procedure steps.

General description		Steps	Comments
A	Initial setup	1 through 4	Approximate instrument settings to find variations among devices in 10 to 15 piece sample.
B	Heating curve generation	5 through 6	Using highest and lowest reading devices, generate heating curves.
C	Heating curve interpretation	7 through 9	Heating curve is used to find more appropriate value for t_H corresponding to heat in the die attachment area (for some other desired interface in the heat flow path).
D	Final setup	10	Heating power applied during t_H is increased in order to improve measurement sensitivity to variations among devices.
E	Pass-fail determination	11 through 12	A variety of methods is available such as JEDEC JESD34 for setting the fail limit; the statistical approach is the fastest and easiest to implement.
F	Verification	13	Mechanical / electrical correlation

7.2 Routine device thermal transient testing procedure. Once the proper control settings have been determined for a particular device type from a given manufacturing process or vendor, repeated testing of that device type simply requires that the same test conditions be used as previously determined.

8. Test conditions and measurements to be specified and recorded.

8.1 Thermal transient and equilibrium measurements.

8.1.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___mA

b. I_H heating current ___A

c. t_H heating time ___ms

d. t_{MD} measurement time delay ___µs

e. t_{SW} sample window time __ µs

8.1.2 Data. Record the following data:

a. V_{Fi} initial forward voltage ___V

b. V_H heating voltage ___V

c. V_{Ff} final forward voltage ___V

NOTE: Some test equipment may provide a ΔV_F instead of V_{Fi} and V_{Ff}; this is an acceptable alternative. Record the value of ΔV_F.

Some test equipment may provide direct display of calculated CU or $Z_{\theta JX}$; this is an acceptable alternative. Record the value of CU or $Z_{\theta JX}$.

8.2 K factor calibration. (Optional for criteria 8.3.a or 8.3.b, mandatory for 8.3.c, 8.3.d, or 8.3.e.)

8.3 Test conditions. Specify the following test conditions:

a. I_M current magnitude ___mA

b. Initial junction temperature ___°C

c. Initial V_F voltage ___mV

d. Final junction temperature ___°C

e. Final V_F voltage ___mV

8.4 K factor. Calculate K factor in accordance with the following equation:

$$K = \left| \frac{T_{J2} - T_{J1}}{V_{F2} - V_{F1}} \right| \ ^\circ C/mV$$

K factor ___°C/mV

8.5 Specification limit calculations. One or more of the following should be measured or calculated, as stated on the device specification sheet (see 5.1):

a.	ΔV_F	___mV	(For no significant variation in K and V_H among devices).
b.	CU	___mV/V	(For large variation in V_H among devices).
c.	ΔT_J	___°C	(For large variation in K among devices).
d.	K•CU	___°C/V	(For large variation in K and V_H among devices).
e.	$Z_{\theta JX}$	___°C/W	(For large variation in K, V_H, and I_H among devices, same as K▪CU for diodes/rectifiers).
f.	$R_{\theta JX}$	___°C/W	

APPENDIX A

THERMAL IMPEDANCE PRODUCTION GUIDELINES

A.1. Logistics of the thermal impedance test. The goal of thermal impedance production screening is to detect and remove any components which have defects that can affect reliability or performance. The key components for this test upon the DUT (Device Under Test) are:

a. Determine a temperature sensitive parameter (K-Factor) in the DUT and calibrate it (usually in mV/°C but not always). This parameter is normally measured at a current chosen so that it does not affect the accuracy of the thermal impedance test.

b. Determine a measurement P_T power (voltage x current) and t_M measurement pulse time. The pulse time should be sufficient to delineate the semiconductor package layer being monitored. For example: 10 ms to 30 ms measures the die attach integrity and 100 ms to 300 ms measures both the die attach plus an additional die tab attach to the package header. See A.3 herein. The pulse power should be sufficient to heat the junction up at least 50°C unless limited by a maximum power density rating of the junction.

c. Determine a t_{MD} measurement delay time (time between when power pulse is turned off and the K-Factor is applied to provide the junction temperature.

d. Deploy equipment capable of applying the above pulse and providing an output that either directly calculates the peak junction temperature with the supplied K-Factor and provides a thermal impedance reading in °C/W or, at the least, provides a delta voltage change that can manually be converted to Thermal Impedance by dividing by the K-Factor and the P_T applied power. This t_{MD} delay time is usually provided by the appropriate specification but extenuating circumstances such as chip storage time or package magnetic resonance may dictate using a longer value of t_{MD}. This is permitted provided a correlation is established between the required value of t_{MD} and the specified value of t_{MD}.

It is incumbent upon the supplier to notify DLA Land and Maritime of any specified measurement conditions that might fail to achieve the thermal impedance test method's primary goal of detecting and removing and defective components.

A.2. Applying the thermal impedance test to production product. Every semiconductor product type is likely to respond differently in readings to thermal impedance tests. The intent here is not to compare dissimilar product but, rather, to compare product within a single lot to each other (statistical comparison), to a specification maximum limit (when applicable) and, if at all possible, to a design ideal value. The following rules shall be applied:

a. Any part failing the specification maximum limit (if one exists) is an automatic reject.

b. Any part falling outside of a normal distribution of thermal impedance readings in a histogram is subject to reject. In order to successfully use thermal impedance to detect and remove any components that have defects that can affect reliability or performance, the histogram for individual lot testing shall be different from that used for end-point testing. For end-point testing, this distribution should be documented over the course of five inspection or screening lots. If each lot has a similar distribution, then the average distribution and pass-fail limits of the combination of all five lots may be used to establish permanent screening limits. If the K-Factor does not vary more than 10 percent from lot-to-lot, then it is permissible to establish a constant K-Factor for this particular part number or chip family. Otherwise, the K-Factor may need to be re-established for every lot. In general, this process should establish a maximum limit for evaluating that particular part type, and while it may not be used to successfully screen manufacturing defects, no individual lot evaluations should allow limits higher than the end-point limit.

c. Since a number of factors impact the thermal impedance results, in order to use thermal impedance testing to remove defects, all other influences of thermal impedance shall be held as uniform as possible. This can only be done by evaluating each production or manufacturing lot before these lots are combined into inspection or screening lots. In this case, it is necessary to treat each production or manufacturing lot on a stand alone basis by calculating a K-factor and screening limits from a sample for that specific lot.

d. Upper and lower pass-fail limits cannot be determined by using +/- 3-sigma. This is because in most cases (except where you have achieved near perfection), the distribution is an asymmetrical histogram bell curve where the right (high-side) of the curve extends farther away from center normal than the left (low-side). This is because making parts less than perfect (extends right) is easy but making parts better than perfect (extends left) is far less likely. The upper and lower limits can be set one of two ways:

    1) Split Histogram curve in half at the center peak value and calculate separate 3-Sigma limits, one for the upper side and one for the lower side.

    2) Engineering should visually review the Histogram curve and select appropriate limits based upon what looks normal and what doesn't.

    The value of a lower pass-fail limit is to catch changes in the product that might otherwise go undetected. For example: Braze preform is suddenly too thin, chip size was just changed, or package design was changed by package vendor. Since the original design-value for thermal impedance remains the one constant through all testing, this is an excellent tool to confirm that thermal impedance is giving meaningful readings and that the design is being executed correctly by production.

e. The design-value should fall somewhere in the lower region of the histogram curve or slightly below the curve. Major deviations indicate that one or the other is in error, or that the measurement conditions cannot give an absolute accurate value (though relative values for statistical screening may continue to be usable for screening).

A.3. Heat flow distance vs. elapsed time plot. This section is provided to assist in determining the t_m measurement time required to adequately delineate a particular interface. The chart that follows shows effective how far heat travels in the time shown in the X-axis.

The example listed on the graph shows that heat is passing through 10 mils of silicon takes 1.2 ms to reach the back side. During the 1.2 ms, the heat has remained inside the chip, has not passed through the chip bond interface, and is too short a time to measure the chip bond interface, 1.2 ms is too short. Multiply by at least 7 to get a minimum test time.

The example continues to show that it would take 8.7 ms for heat to reach through the silicon chip, across the braze layer that is being evaluated and through but not outside of the tab the chip is mounted on. Based on this, 8.7 ms would work as a t_m that would maximize sensitivity to bad bonds but not be influenced by anything beyond the first tab. This is where the popular default value of 10 ms came from.

APPENDIX A

Heat Flow Distance vs Elapsed Time Plot



FIGURE 3101–A1 Heat flow distance vs. elapsed time plot.

APPENDIX B

BACKWARD t_{MD} PROJECTOR CALCULATION METHOD

B.1. Backward t_{md} projector calculation method. While the thermal impedance test method makes allowances for devices that have either magnetic or stored charge issues that hinder using delay times under 100 µs, this “backward projector calculation method” actually gives one method to make the allowance. Generally this correction is only needed for steady-state thermal impedance (a.k.a. thermal resistance) because it is thermal resistance that usually has a specification maximum. Short-pulse-width thermal impedance used for SPC (Statistical Process Control) purposes and for screening out poor die bond problems is just as effective regardless of the value of t_{MD} used. However, if absolute thermal impedance accuracy is required, then a minimum delay time is still required for correlation reference.

Figure 3101–B1 illustrates what a thermal impedance tester sees when a test is performed. The first reading (V_F) is always the easiest to take. The second Reading (V_F) can be misled by ferromagnetic resonant delay, stored charge, etc. and must be delayed until the device has stabilized. When the device stabilized within the 100 µs t_{MD} period, no further compensation is required.



FIGURE 3101–B1. Analysis of theta test.

However, when a much longer t_{MD} is required to avoid the interference caused by magnetics and stored charge, the backward projector calculation method can be used.

APPENDIX B

B.2. The backward t_{MD} projector calculation.

B.2.1 Definitions.

a. t_{MD} = Spec delay time for Theta (such as 70 µs when it otherwise cannot be measured directly).

b. t_{MD1} = Delay time that can be measured (such as 1000 µs) for Theta 1.

c. t_{MD2} = Forced 2nd delay = (approximately 2 to 3 times t_{MD1}) for Theta 2.

(Any units for t_{MD} and theta can be used, but be consistent throughout).

B.2.2 Constants:

$$c = (\text{Theta1} - \text{Theta2}) / [\text{SQRT}(t_{MD1}) - \text{SQRT}(t_{MD2})].$$

$$k = \text{Theta1} - c * \text{SQRT}(t_{MD1}).$$

Solve: $$\text{Theta}(t_{MD}) = k + c * \text{SQRT}(t_{MD}).$$

NOTE: For ideal Theta value, set t_{MD} = 0 in the equation, which yields the value of just k.

While it is possible to have a thermal impedance tester programmed to do this automatically, it is also possible to calculate a one-time correction factor that can be applied to the test limit and allow testing using t_{MD1} and theta1 to adjusted limits.

Calculate the correction factor for a given design and use it instead:

Factor = $\text{theta}(t_{MD})$/ theta1,
Factor = $[k + c * \text{SQRT}(t_{MD})] / [k + c * \text{SQRT}(t_{MD1})]$

So that the correct theta (t_{MD}) = measured theta1 at t_{MD1} * Factor.

Likewise, the new screening max theta1 limit using t_{MD1} becomes $\text{theta}(t_{MD})$/ Factor.

This “Factor” value can be used to apply to any one design (same chip, same package)
using the same test setup conditions (I_H, I_M, V_{CE}, etc.) without the need to do any future re-calculations.

Figure 3101–B2 shows examples of a device that benefits immensely from the use of the backward t_{MD} projector (plus the same part with the "trouble maker" removed) and a device that doesn’t require the "projector" at all. Note that using the "projector" for a device that does not require the "projector" does not cause any error. The point is also made that the backward t_{MD} projector can work for any semiconductor device including bipolar transistors, field-effect transistors, and diodes:

APPENDIX B

B.3. Figure 3102–B2. This figure shows a device that is very much in need of correction. This particular example is for a rectifier but this "projector" method works equally well for diodes and bipolar transistors. The dashed line is the output of the "projector" where the value of t_{MD} is varied from zero out to t_{MD2}. The magnetic (due to steel cap) and stored charge perturbations end between 700 µs and 800 µs.



FIGURE 3101–B2. Theta versus t_{md}.

NOTE: Observe closely on the curve above that if the “projector” had not been used, e.g. t_{MD} = 50 µs had been used instead, a theta value less than 25 percent of the actual theta value would have been measured. The next measurement would have likely been erratic and your SPC charts would be plotting setup errors and not product integrity.

APPENDIX B

B.4. Figure 3101–B3. This figure shows the identical device depicted above except that the steel cap, the cause of much of the magnetic perturbations, has been removed. The perturbations are quite natural since the current carrying terminals pass through the cap creating an artificial magnetic core in which to store energy.

This figure does show that other problems can cause unnatural oscillations (especially at these high currents) where error begins to creep in below 400 µs.



FIGURE 3101–B3. Theta versus t_{md}.

NOTE: The magnetic disturbances removed, there only remains the effects of stored charge and/or recovery delay in the thermal resistance tester as, in this case, the power source shall switch from I_H=60 A to I_M=50 mA.

APPENDIX B

B.5. Figure 3101–B4. This figure shows a device that requires almost no correction at all. The plot shows measured thermal impedance essentially tracking with the "projector" plot. One of the reasons this device performs so well is that the test current is very low (1 A), the chip is very fast, and the case has very little magnetic influence.



FIGURE 3101–B4. Theta versus t_{md}.

NOTE: Knowing exactly how to select t_{MD1} and t_{MD2} is important. Note that t_{MD1} shall be selected just past the point where various perturbations occur and this can be accomplished by making "cooling plots" like the plots used for the figure above. For t_{MD2}, usually pick a value between 2 to 3 times t_{MD1}.

APPENDIX B

B.6. Figure 3101–B5. A finite element analysis cooling plot, has been prepared for which the thermal resistance at $t_{MD} = 0$ is known by definition. This provides evidence that the "Projector" actually shows what is happening at $t_{MD} = 0$.



FIGURE 3101–B5. Theta versus t_{md}.

NOTE: The selection of "odd" values of t_{MD1} and t_{MD2} is because these were provided by the computer. It can be seen that the FEA output (solid line) and the "projector" overlay each other perfectly.

Be aware that when measuring thermal resistance, the "projector" works very easily with very little guess work. When used for pulsed thermal impedance, some error can creep in if t_{MD1} and/or t_{MD2} is selected carelessly. Again, be prepared with the appropriate cooling plot curve for a given semiconductor family.

It has always been believed that measuring theta at t_{MD}=0 was impossible. With this method, it can be done.

This page is intentionally left blank.

METHOD 3103

THERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS

(DELTA GATE-EMITTER ON VOLTAGE METHOD)

1. Purpose. The purpose of this test is to measure the thermal impedance of the insulated gate bipolar transistors (IGBT) under the specified conditions of applied voltage, current, and pulse duration. The temperature sensitivity of the gate emitter ON voltage, under conditions of applied collector emitter voltage and low emitter current, is used as the junction temperature (T_J) indicator. This method is particularly suitable to enhancement mode, power IGBTs having relatively long thermal response times. This test method is used to measure the thermal response of the junction to a heating pulse. Specifically, the test may be used to measure dc thermal resistance and to ensure proper die mountdown to its case. This is accomplished through the appropriate choice of pulse duration and heat power magnitude. The appropriate test conditions and limits are detailed in 6.

2. Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method:

a. I_M: Emitter current applied during measurement of the gate emitter ON voltage.

b. I_H: Heating current through the collector or emitter lead.

c. V_H: Heating voltage between the collector and emitter.

d. P_H Magnitude of the heating power pulse applied to DUT in watts; the product of I_H and V_H.

e. t_H: Heating time during which P_H is applied.

f. VTC: Voltage-temperature coefficient of $V_{GE(ON)}$ with respect to T_J; in mV/°C.

g. K: Thermal calibration factor equal to reciprocal of VTC; in °C/mV.

h. T_J: Junction temperature in degrees Celsius.

T_{Ji}: Junction temperature in degrees Celsius before start of the power pulse.

T_{Jf}: Junction temperature in degrees Celsius at the end of the power pulse.

i. T_X: Reference temperature in degrees Celsius.

T_{Xi}: Initial reference temperature in degrees Celsius.

T_{Xf}: Final reference temperature in degrees Celsius.

j. $V_{GE(ON)}$: Gate emitter ON voltage in millivolts.

$V_{GE(ON)i}$: Initial gate emitter ON voltage in millivolts.

$V_{GE(ON)f}$: Final gate emitter ON in millivolts.

k. $V_{GE(M)}$: Gate emitter voltage during measurement periods.

$V_{GE(H)}$: Gate emitter voltage during heating periods.

l. $V_{CE(M)}$: Collector emitter voltage during measurement periods.

$V_{CE(H)}$: Collector emitter voltage during heating periods.

m. V_{CG}: Collector gate voltage, adjusted to provide appropriate V_{CE}.

n. t_{MD}: Measurement delay time is defined as the time from the removal of heating power P_H to the start of the $V_{GE(ON)}$ measurement.

o. tSW: Sample window time during which final $V_{GE(ON)}$ measurement is made.

p. $Z_{\theta JX}$: Transient junction-to-reference point thermal impedance in °C/W. $Z_{\theta JX}$ or specified power pulse duration is:

$$Z_{\theta JX} = \left(T_{jf} - T_{ji} - \frac{\Delta T_x}{P_H} \right)$$

Where: ΔT_X = change in reference point temperature during the heating pulse (see 5.2-for short heating pulses, (e.g., die attach evaluation) this term is normally negligible.)

3. Apparatus. The apparatus required for this test shall include the following as applicable to the specified test procedure.

3.1 Case temperature measurement. A thermocouple for measuring the case temperature at a specified reference point. The recommended reference point shall be located on the case under the heat source. Thermocouple material shall be copper-constantan (type T) or equivalent. The wire size shall be no larger than AWG size 30. The junction of the thermocouple shall be welded, rather than soldered or twisted, to form a bead. The accuracy of the thermocouple and its associated measuring system shall be ±0.5°C. Proper mounting of the thermocouple to ensure intimate contact to the reference point is critical for system accuracy.

3.2 Controlled temperature environment. A controlled temperature environment capable of maintaining the case temperature during the device calibration procedure to within ±1°C over the temperature range of +23°C to +100°C, the recommended temperatures for measuring K-factor.

3.3 K factor calibration. A K factor calibration setup, as shown on figure 3103-1, that measures $V_{GE(ON)}$ for the specified values of V_{CE} and I_M in an environment where temperature is both controlled and measured. A temperature controlled circulating fluid bath is recommended. The current source shall be capable of supplying I_M with an accuracy of ±2 percent. The voltage source V_{CG} is adjusted to supply V_{CE} with an accuracy of ±2 percent. The voltage measurement of $V_{GE(ON)}$ shall be made with a voltmeter capable of 1 mV resolution. The device to current source wire size shall be sufficient to handle the measurement current (AWG size 22 stranded is typically used for up to 100 mA).



FIGURE 3103–1. K factor calibration setup.

3.4 Thermal testing. There are two approaches to the actual thermal testing, either the common gate or the common source method. Both methods work equally well, although the common source method may be more reliable and less potentially damaging to the DUT. The figures and description below describe the thermal measurement for n-channel enhancement mode devices. Opposite polarity devices can be tested by appropriately reversing the various supplies. Depletion mode devices can be tested by applying the gate emitter voltage (V_{GE}) in the appropriate manner.

3.4.1 Common gate thermal test circuit. A common gate configuration test circuit used to control the device and to measure the temperature using the gate emitter ON voltage as the temperature sensing parameter as shown on figure 3103–2. Polarities shown are for n-channel devices but the circuit may be used for p-channel types by reversing the polarities of the voltage and current sources (For common source test circuit see figure 3103–3).



FIGURE 3103–2. Common gate thermal impedance measurement circuit (gate emitter on voltage method).

The circuit consists of the DUT, two voltage sources, two current sources, and two electronic switches. During the heating phase of the measurement, switches S1 and S2 are in position 1. The values of V_{CG} and I_E are adjusted to achieve the desired values of I_C and V_{CE} for the P_H heating condition.

To measure the initial and post heating pulse (T_J) of the DUT, switches S1 and S2 are each switched to position 2. This puts the gate at the measurement voltage level $V_{CG(M)}$ and connects the current source I_M to supply measurement current to the emitter. The values of $V_{CG(M)}$ and I_M shall be the same as used in the K factor calibration if actual (T_J)rise data is required. Figures 3103-4 and 3103-5 show the waveforms associated with the three segments of the test.

3.4.2 Common source thermal test circuit. A common source configuration test circuit used to control the device and to measure the temperature using the gate emitter ON voltage as the temperature sensing parameter as shown on figure 3103-3. Polarities shown are for n-channel devices but the circuit may be used for p-channel types by reversing the polarities of the voltage and current sources.



NOTE: The circuit consists of the DUT, four voltage sources, and two electronic switches. During the heating phase of the measurement, switches S1 and S2 are in position 1. The values of V_{CE} and V_{GE} are adjusted to achieve the desired values of I_C and V_{CE} for the P_H heating condition.

FIGURE 3103–3. Common source thermal impedance measurement circuit (gate emitter on voltage method).

To measure the initial and post heating pulse (T_J) of the DUT, switches S1 and S2 are each switched to position 2. This puts the collector at the measurement voltage level $V_{CE(M)}$ and the gate at $V_{GE(M)}$, which shall be adjusted to obtain I_M. The values of $V_{CE(M)}$ and I_M shall be the same as used in the K factor calibration if actual (T_J)rise data is required. Figures 3103-4 and 3103-5 show the waveforms associated with the three segments of the test.



FIGURE 3103–4. Device waveforms during the three segments of the thermal transient test.



The value of t_{MD} is critical to the accuracy of the measurement and shall be properly specified in order to ensure measurement repeatability. Note that some test equipment manufacturers include the sample and hold window time t_{SW} within their t_{MD} specification.

FIGURE 3103–5. Second V_{GE} measurement waveform.

NOTE: The circuits for both common gate and common source thermal measurements can be modified so that V_{CE} is applied during both measurement and heating periods if the value of V_{CE} is at least ten times the value of $V_{GE(ON)}$. Further, the common gate circuit can be modified so that I_M is continually applied as long as the I_E current source can be adjusted for the desired value of heating current.

3.5 Source-drain forward voltage. Suitable sample-and-hold voltmeter or oscilloscope to measure source drain forward voltage at specified times. $V_{GE(ON)}$ shall be measured to within 5 mV, or within 5 percent of ($V_{GE(ON)i}$ - $V_{GE(ON)f}$), whichever is less.

4. Measurement of the TSP. The required calibration of $V_{GE(ON)}$ versus T_J is accomplished by monitoring $V_{GE(ON)}$ for the required values of V_{CE} and I_M as the heat sink temperature (and thus the DUT temperature) is varied by external heating. The magnitudes of V_{CE} and I_M shall be chosen so that $V_{GE(ON)}$ is a linearly decreasing function over the expected range of T_J during the power pulse. For this condition, V_{CE} shall be at least three times $V_{GE(ON)}$. I_M shall be large enough to ensure that the device is turned on but not so large as to cause any significant self heating. (This will normally be 1 mA for low power devices and up to 100 mA for high power ones.) An example calibration curve is shown on figure 3103-6.

4.1 K factor calibration. A calibration factor K (which is the reciprocal of VTC or the slope of the curve on figure 3103-4) can be defined as:

$$K = \frac{1}{VTC} = \left| \frac{T_J 1 - T_J 2}{V_{GE(ON)1} - V_{GE(ON)2}} \right| \ ^\circ C/mV$$

It has been found experimentally that the K-factor variation for all devices within a given device type class is small. The usual procedure is to perform a K factor calibration on a 10 to 12 piece sample from a device lot and determine the average K and standard deviation (σK). If σK is less than or equal to three percent of the average value of K, then the average value of K can be used for all devices within the lot. If σK is greater than three percent of the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in thermal impedance calculations or in correcting $\Delta V_{GE(ON)}$ values for comparison purposes.

When screening to ensure proper die attachment within a given lot, this calibration step is not required, (e.g., devices of a single manufacturer with identical PIN and case style). In such cases, the measure of thermal response may be $\Delta V_{GE(ON)}$ for a short heating pulse, and the computation of ΔT_J or $Z_{\Theta JX}$ is not necessary. (For this purpose, t_H shall be 10 ms for TO-39 size packages and 100 ms for TO-3 packages.)



FIGURE 3103–6. Example curve of $V_{GE(ON)}$ versus T_J.

5. Calibration. K factor shall be determined according to the procedure outlined in 4, except as noted in 4.1.

5.1 Reference point temperature. The reference point is usually chosen to be on the bottom of the transistor case directly below the semiconductor chip in a TO-204 metal can or in close proximity to the chip-in other styles of packages. Reference temperature point location shall be specified and its temperature shall be monitored using the thermocouple mentioned in 3.1 during the preliminary testing. If it is ascertained that T_X increases by more than five percent of measured (T_J) rise during the power pulse, then either the heating power pulse magnitude shall be decreased, the DUT shall be mounted in a temperature controlled heat sink, or the calculated value of thermal impedance shall be corrected to take into account the thermal impedance of the reference point to the cooling medium or heat sink.

Temperature measurements for monitoring, controlling or correcting reference point temperature changes are not required if the t_H value is low enough to ensure that the heat generated within the DUT has not had time to propagate through the package. Typical values of t_H for this case are in the 10 ms to 500 ms range, depending on DUT package type and material.

5.2 Thermal measurements. The following sequence of tests and measurements shall be made.

a. Prior to the power pulse:

(1) Establish reference point temperature T_{Xi}.

(2) Apply measurement voltage V_{CE}.

(3) Apply measurement current I_M.

(4) Measure gate emitter ON voltage $V_{GE(ON)i}$ (a measurement of the initial (T_J)).

b. Heating pulse parameters:

(1) Apply collector emitter heating voltage V_H.

(2) Apply collector heating current I_H as required by adjustment of gate emitter voltage.

(3) Allow heating condition to exist for the required heating pulse duration t_H.

(4) Measure reference point temperature T_{Xf} at the end of heating pulse duration.

NOTE: T_X measurements are not required if the t_H value meets the requirements stated in 5.2.

c. Post-power pulse measurements:

(1) Apply measurement current I_M.

(2) Apply measurement voltage V_{GE}.

(3) Measure gate emitter ON voltage $V_{GE(ON)f}$ (a measurement of the final (T_J)).

(4) Time delay between the end of the power pulse and the completion of the $V_{GE(ON)f}$ measurement as defined by the waveform of figure 3103-4 in terms of t_{MD} plus t_{SW}.

d. The value of thermal impedance, $Z_{\theta JX}$, is calculated from the following formula:

$$Z_{\theta JX} = \frac{\Delta T_J}{P_H} = \left| \frac{K\,(V_{GE(ON)f} - V_{GE(ON)i})}{(I_H)(V_H)} \right| \ ^\circ C/W$$

This value of thermal impedance will have to be corrected if T_{Xf} is greater than T_{Xi} by +5°C. The correction consists of subtracting the component of thermal impedance due to the thermal impedance from the reference point (typically the device case) to the cooling medium or heat sink. T_X measurements are not required if the t_H value meets the requirements stated in 5.2.

This thermal impedance component has a value calculated as follows:

$$Z_{\theta X\text{-}HS} = \frac{\Delta T_X}{P_H} = \frac{(T_{Xf} - T_{Xi})}{(I_H)(V_H)}$$

Where: HS = cooling medium or heat sink (if used).
Then:

$$Z_{\theta JX|} = Z_{\theta JX|} - Z_{\theta X\text{-}HS}$$

Corrected Calculated

NOTE: This last step is not necessary for die attach evaluation (see 4.1).

6. Test conditions and measurements to be specified and recorded.

6.1 K factor calibration.

6.1.1 Test conditions. Specify the following test conditions:

a. I_M current magnitude ___mA
(See applicable specification sheet for current value)

b. V_{CE} voltage magnitude ___V
(See applicable specification sheet for voltage value)

c. Initial junction temperature ___°C
(Normally +25°C ±5°C)

d. Final junction temperature ___°C
(Normally +100°C ±10°C)

6.1.2 Data. Record the following data:

a. Initial $V_{GE(ON)}$ voltage ___mV

b. Final $V_{GE(ON)}$ voltage ___mV

6.1.3 K factor. Calculate K factor in accordance with the following equation:

$$K = \left| \frac{T_J 1 - T_J 2}{V_{GE(ON)1} - V_{GE(ON)2}} \right| \ °C/mV$$

6.1.4 For die attachment evaluation, this step may not be necessary (see 4.1).

6.2 Thermal impedance measurements.

6.2.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___mA
(Shall be same as used for K factor calibration)

b. V_{CE} measuring voltage ___V
(Shall be same as used for K factor calibration)

c. I_H heating current ___A

d. V_H collector emitter heating voltage ___V

e. t_H heating time ___s

f. t_{MD} measurement time delay ___µs

g. t_{SW} sample window time ___µs

NOTE: I_H and V_H are usually chosen so that P_H is approximately two-thirds of device rated power dissipation.

6.2.2 Data. Record the following data:

a. T_{Xi} initial reference temperature ___°C

b. T_{Xf} final reference temperature ___°C

6.2.2.1 $\Delta V_{GE(ON)}$ data:

$\Delta V_{GE(ON)}$ ___mV

6.2.2.2 $V_{GE(ON)}$ data:

a. $V_{GE(ON)i}$ initial source drain voltage ___V

b. $V_{GE(ON)f}$ final source drain voltage ___V

NOTE: T_X measurements are not required if the t_H value meets the requirements stated in 5.2.

6.2.3 Thermal impedance. Calculate thermal impedance using the procedure and equations shown in 5.2.

6.3 $\Delta V_{GE(ON)}$ measurements for screening. These measurements are made for t_H values that meet the intent of 4.1 and the requirements stated in 5.2.

6.3.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___mA

b. V_{GE} measuring voltage ___V

c. I_H heating current ___A

d. V_H collector emitter heating voltage ___V

e. t_H heating time ___s

f. t_{MD} measurement time delay ___µs

g. t_{SW} sample window time ___µs

The values of I_H and V_H are usually chosen equal to or greater than the values used for thermal impedance measurements.

6.3.2 Specified limits. The following data is compared to the specified limits:

6.3.2.1 $\Delta V_{GE(ON)}$ data:

$\Delta V_{GE(ON)}$ ___mV

6.3.2.2 $V_{GE(ON)}$ data:

a. $VG_{E(ON)i}$ initial source drain voltage ___V

b. $VG_{E(ON)f}$ final source drain voltage ___V

Compute $\Delta V_{GE(ON)}$ ___mV

6.3.2.3 ΔT_J calculation. Optionally calculate ΔT_J if the K factor results produce a σ greater than three percent of the average value of K.

$$\Delta T_J = K(\Delta V_{GE(ON)})\,^{\circ}C$$

This page is intentionally left blank.

METHOD 3104

THERMAL RESISTANCE MEASUREMENTS OF GaAs MOSFETs
(CONSTANT CURRENT FORWARD-BIASED GATE VOLTAGE METHOD)

1. Purpose. The purpose of this test is to measure the thermal resistance of the MOSFET under the specified conditions of applied voltage, current, and pulse width. The temperature sensitivity of the forward voltage drop of the gate source diode is used as the (T_J) indicator. This method is particularly suitable for completely packaged devices.

2. Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method:

a. I_M: Measuring current in the gate-source diode.

b. I_H: Heating current through the drain.

c. V_H: Heating voltage between the drain and source.

d. P_H Magnitude of the heating power pulse applied to DUT in watts; the product of I_H and V_H.

e. t_H: Heating time during which P_H is applied.

f. K: Thermal calibration factor (°C/mV).

g. T_J: Junction temperature in degrees Celsius.

T_{Ji}: Junction temperature in degrees Celsius before start of the power pulse.

T_{Jf}: Junction temperature in degrees Celsius at the end of the power pulse.

h. T_X: Reference temperature in degrees Celsius.

T_{Xi}: Initial reference temperature in degrees Celsius.

T_{Xf}: Final reference temperature in degrees Celsius.

i. V_{GSf}: Forward-biased gate-source junction diode voltage drop in volts.

$V_{GSf(i)}$: Initial gate-source voltage.

$V_{GSf(f)}$: Final gate-source voltage.

j. t_{MD}: The time from the start of heating power (P_H) removal to the completion of the final V_{GSf} measurement.

k. Θ_{JX} Junction-to-reference point thermal resistance in degrees Celsius/watt. Θ_{JX} for specified heating power conditions is:

$$\theta_{JX} = \frac{(T_{Jf} - T_{Ji})}{P_H}$$

l. CU: Comparison unit for screening devices against specification limits. Defined as the change in forward biased gate-source voltage divided by heating current in mV/A.

3. Apparatus. The apparatus required for this test shall include the following as applicable to the specified test procedure.

3.1 Case reference point temperature. The case reference point temperature shall be measured using a thermocouple. The recommended reference point should be located immediately outside the case under the heat source. Thermocouple material shall be copper-constantan (type T) or equivalent. The wire size shall be no larger than AWG size 30. The junction of the thermocouple shall be welded to form a bead rather than soldered or twisted. The accuracy of the thermocouple and associated measuring system shall be ±0.5°C.

3.2 Controlled temperature environment. A controlled temperature environment capable of maintaining the case temperature during the device calibration procedure to within ±1°C over the temperature range of room temperature (approximately +23°C) to +100°C.

3.3 K factor calibration setup. A K factor calibration setup, as shown on figure 3104-1, that measures V_{GSf} for a specified value of I_M in an environment that is both temperature controlled and measured. The current source must be capable of supplying I_M with an accuracy of ±1 percent and have a compliance of at least 1 volt and not more than 2 volts. The voltage measurement of V_{GSf} should be made to 1 mV resolution. The device-to-current source wire size shall be sufficient to handle the measurement current (AWG size 26 stranded is typically used for up to 10 mA).



FIGURE 3104–1. K factor calibration setup.

3.4 Controlled temperature heat sink. Controlled temperature heat sink capable of maintaining the specified reference point temperature to within ±5 of the preset (measured) value.

3.5 Test circuit. The circuit used to control the device and to measure the temperature using the forward voltage of the gate-source diode as the temperature sensing parameter is shown on figure 3104-2. Polarities shown are for n-channel devices but the circuit may be used for p-channel types by reversing the polarities of the voltage and current sources.



NOTE: The circuit consists of the DUT, one voltage source, one current source, and one electronic switch. During the heating phase of the measurement, switch S1 is in position 2. The value of V_D is adjusted to achieve the desired values of I_D and V_{DS} for the P_H heating condition.

FIGURE 3104–2. Thermal resistance measurement circuit (constant current forward-biased gate voltage method).

To measure the initial and post heating pulse (T_J) of the DUT, switch S1 is switched to position 1. This disconnects the V_D source during the measurement time and allows for the measurement of $V_{GSf(i)}$ and $V_{GSf(f)}$ before and after the heating time, respectively. Figure 3104-3 shows the waveforms associated with the three segments of the test.



FIGURE 3104–3. Device waveforms during the three segments of the thermal resistance test.

The time required to make the second V_{GSf} reading is critical to the accuracy of the measurement and must be properly specified in order to ensure measurement repeatability. The definition of measurement delay time (t_{MD}) is described by the waveform on figure 3104-4.



FIGURE 3104–4. Second V_{GSf} measurement waveform.

3.6 Source drain forward voltage. Suitable sample-and-hold voltmeter or oscilloscope to measure source drain forward voltage at specified times. V_{GSf} should be measured with 1 mV resolutions.

4. Measurement of the TSP V_{GSf}. The required calibration of V_{GSf} versus T_J is accomplished by monitoring V_{GSf} for the required value of I_M without any connection to the drain as the heat sink temperature (and thus the DUT temperature) is varied by external heating. The magnitude of I_M should be chosen so that V_{GSf} is a linearly decreasing function over the expected T_J range during the power pulse. I_M must be large enough to ensure that the gate-source junction is turned on but not large enough to cause significant self heating or device destruction. An example calibration curve is shown on figure 3104-5.



FIGURE 3104–5. Calibration curve.

A calibration factor K (which is the reciprocal of the slope of the curve on figure 3104-5) can be defined as:

$$K = \left| \frac{T_J 1 - T_J 2}{V_{GSf} 1 - V_{GSf} 2} \right| \ ^\circ C/mV$$

It has been found experimentally that the K factor should vary less than several percent for all devices within a given device type class. The usual procedure is to perform a K factor calibration on a 10 to 12 piece sample from a device lot and determine the average K and standard deviation (σ). If σ is less than or equal to three percent of the average value of K, then the average value of K can be used for all devices within the lot. If σ is greater than the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in thermal resistance calculations.

5. Test procedure.

5.1 Calibration. K factor shall be determined according to the procedure outlined in 4.

5.2 Reference point temperature. The reference point is usually chosen to be on the bottom of the transistor case directly below the semiconductor chip. Reference temperature point location shall be specified and its temperature should be monitored using the thermocouple mentioned in 3.1 during the preliminary testing. If it is ascertained that T_{Xf} increases by more than +5°C during the power pulse, then either the heating power pulse magnitude shall be decreased, the DUT shall be mounted in a temperature controlled heat sink, or the calculated value of thermal resistance shall be corrected to take into account the thermal resistance associated with the temperature rise of the reference point.

5.3 Thermal measurements. The following sequence of tests and measurements shall be made:

a. Prior to the power pulse:

(1) Establish reference point temperature: T_{Xi}.

(2) Apply measurement current: I_M.

(3) Measure gate-source voltage drop: $V_{GSf(i)}$ (A measurement of the initial (T_J)).

b. Heating pulse parameters:

(1) Maintain measurement current: I_M.

(2) Apply drain-source heating voltage: V_H.

(3) Measure drain heating current: I_H.

(4) Allow heating condition to exist for the required heating pulse width: t_H.

(5) Measure reference point temperature: T_{Xf}, at the end of heating pulse width.

c. Post-power pulse measurements:

(1) Maintain measurement current: I_M.

(2) Measure gate-source voltage drop: $V_{GSf}(f)$ (A measurement of the final (T_J)).

(3) Determine time delay between the end of the power pulse and the completion of the $V_{GSf(f)}$ measurement as defined by the waveform of figure 3104-4.

5.4 Thermal resistance. The value of thermal resistance, θ_{JX}, is calculated from the following formula:

$$\theta_{JX} = \frac{\Delta T_J}{P_H} = \frac{K\,|V_{GSF(f)} - V_{GSf(i)}|}{(I_H)(V_H)}$$

This value of thermal resistance will have to be corrected if T_{Xf} is greater than T_{Xi}. The correction consists of subtracting out the component of thermal resistance due to the heat flow path from the reference point (typically the device case) to the heat sink and the environment. This thermal resistance component has a value calculated as follows:

$$\theta_{X\text{-}HS} = \frac{\Delta T_X}{P_H} = \frac{(T_{Xf} - T_{Xi})}{(I_H)(V_H)}$$

Then:

$$\theta_{JX}| = \theta_{JX}| - \theta_{X\text{-}HS}$$

Corrected Calculated

An additional correction may be required because of the fast cooling of a typical MOSFET heat source area. This requires that the thermal resistance measurements be made for two different values of t_{MD}. Care shall be taken to ensure that the shorter of the chosen t_{MD} values does not lie within the non-thermal (i.e., electrical) switching transient region. Similarly, if the longer t_{MD} value is too large, the resultant value of θ_{JX} will be too small for an accurate measurement due to device cooling. The correction for the calculated thermal resistance is given below for test conditions in which I_M, V_H, and t_H remain the same for both tests.

$$\theta_{JX} = \theta_{JX} = \theta_{JX} | = \left| \frac{\theta_{JX}2 - \theta_{JX}1}{t_{MD1}^{1/2} - t_{MD2}^{1/2}} \right|$$

|
calculated value

6. Test conditions and measurements to be specified and recorded.

6.1 K factor calibration.

a. Specify the following test conditions:

(1) I_M current magnitude ___mA
(See applicable specification sheet for current value.)

(2) Initial junction temperature ___°C
(Normally +25°C ±5°C.)

(3) Final junction temperature ___°C
(Normally +100°C ±10°C.)

b. Record the following data:

(1) Initial $V_{GSf(i)}$ voltage ___mV

(2) Final $V_{GSf(f)}$ voltage ___mV

c. Calculate K factor in accordance with the following equation:

$$K = \left| \frac{T_{J1} - T_{J2}}{V_{GSf1} - V_{GSf2}} \right| \ °C/mV$$

d. For die attachment evaluation, this step may not be necessary (see 4.1).

6.2 Thermal impedance measurements.

6.2.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___mA
(Shall be same as used for K factor calibration)

b. V_H drain-source heating voltage ___V

c. t_H heating time ___s

d. t_{MD} measurement time delay ___μs

e. t_{SW} sample window time ___μs

NOTE: The value of V_H is usually chosen to produce an I_H value that results in a P_H approximately two-thirds of the device rated power dissipation.

6.2.2 Record data. Record the following data:

a. T_{Xi} initial reference temperature ___°C

b. T_{Xf} final reference temperature ___°C

c. I_H current during heating time ___A

6.2.2.1 ΔV_{GSf} data:

ΔV_{GSf} ___mV

6.2.2.2 V_{GSf} data:

a. $V_{GSf(i)}$ initial gate-source voltage ___V

b. $V_{GSf(f)}$ final gate-source voltage ___V

6.2.2.3 θ_{JX} data:

θ_{JX} ___°C/W

NOTE: T_X measurements are not required if the t_H value meets the requirements stated in 5.2.

6.2.3 Thermal impedance calculations. Using the data collected in 6.2.2 and the procedure and equations shown in 5.4, calculate the thermal resistance.

6.3 ΔV_{GSF} measurements for screening. These measurements are made for t_H values that meet the intent of 4.1 and the requirements stated in 5.2.

6.3.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___mA

b. V_H drain-source heating voltage ___V

c. t_H heating time ___s

d. t_{MD} measurement time delay ___μs

e. t_{SW} sample window time ___μs

NOTE: The value of V_H is usually chosen to produce an I_H value that results in a P_H equal to or greater than the values used for thermal impedance measurements.

6.3.2 Specified limits. Data from one or more of the following is compared to the specified limits:

6.3.2.1 ΔV_{GSf} data:

ΔV_{GSf} ___mV

6.3.2.2 V_{GSf} data:

a. $V_{GSf(i)}$ initial gate-source voltage ___V

b. $V_{GSf(f)}$ final gate-source voltage ___V

Compute ΔV_{SD} ___mV

6.3.2.3 ΔT_J data. Optionally calculate ΔT_J if the K factor results (see 4 and 6.1) produce a σ greater than three percent of the average value of K and if the I_H variation between devices to be compared is relatively small.

$$\Delta T_J = K(\Delta V_{GSf})\,°C$$

NOTE: The test apparatus shall be capable of directly providing a computed value of ΔT_J.

6.3.2.4 CU data. Optionally calculate CU for comparison purposes if the K factor results (see 4 and 6.1) produce a σ less than three percent of the average value of K and if the I_H variation between devices to be compared is relatively large.

CU = comparison unit

CU = $\Delta V_{GSf}/I_H$ mV/A

NOTE: The test apparatus may be capable of directly providing a computed value of CU.

METHOD 3105.1

MEASUREMENT METHOD FOR THERMAL RESISTANCE
OF A BRIDGE RECTIFIER ASSEMBLY

1. Purpose. This test describes a means to cause current to flow alternately through the legs of a single-phase or three-phase bridge assembly under conditions to make it feasible to determines its effective thermal resistance. The bridge is operated under steady-state (I_O) conditions and the current in each leg is interrupted while readings are taken from which to calculate thermal resistance.

2. Symbols and definitions. The following symbols and terminology shall apply for the purposes of this test method:

a. V_F: The forward-biased junction voltage of the DUT used for (T_J) sensing. For bridge, this applies to individual legs (i.e., one ac to one dc terminal).

b. V_{F1}: The forward voltage at room temperature at I_{ref}.

c. V_{F2}: The forward voltage at I_{ref} and +100°C above that at V_{F1}.

d. $V_{F2}A$: The computed forward voltage at I_{ref} and at maximum rated T_J.

e. V_{F3}: The initial V_F value at I_{ref} before the application of heating power, with the device at rated case temperature.

f. V_{F4}: The final V_F value at I_{ref} after stabilization of temperatures due to the application of rated current at rated case temperature.

g. ΔV_F: The change in the TSP V_F, due to the application of heating power to the DUT in volts.

h. V_{FH}: The maximum forward voltage resulting from the application of I_O to the DUT.

i. I_O: The rated average current applied to the DUT.

j. I_{ref}: The measurement current used to forward-bias the temperature sensing diode junction for measurement of V_F.

k. TCVF: Voltage-temperature coefficient of V_F with respect to T_J at a fixed value of I_{ref} in V/°C.

l. T_J: The DUT junction temperature.

m. ΔT_J: The change in T_J caused by the application of I_O.

n. TSP: The temperature sensitive parameter (V_F).

o. t_{F4}: Step trace time.

p. T_N: Reference case temperature for measuring V_N, when N = 1, 2, 3, or 4.

q. $R_{\theta JX}$: Thermal resistance from device junction to a defined reference point (e.g., lead or ambient) in units of °C/W.

r. $R_{\theta JC}$: Thermal resistance from device junction to a defined reference point on the outside surface of the case in units of °C/W.

3. Test circuit. The apparatus required for this test shall include the following, configured as shown on figures 3105-1 and 3105-2.

a. A source of 60 Hz, single or three-phase sine wave (AC) capable of being adjusted to the desired value of I_O and able to supply the V_{FH} value required by the DUT. The current source should be able to maintain the desired current to within ±2 percent during the entire time needed for temperature stabilization and measurements.

b. A constant current source to supply I_{REF} with sufficient compliance voltage range to turn on fully the junction of the diode leg being measured.

c. Anti-parallel fast recovery rectifier diodes with ratings exceeding I_O, to provide isolation of the high current source from I_{REF} during commutation of I_O between legs.

d. A voltage measurement circuit capable of accurately making the V_F measurements within the available time interval (when the anti-parallel diodes are not conducting), with millivolt resolution.

4. Procedure. Refer to figures 3105-1 and 3105-2, test circuits for single- and three-phase bridges.

a. With S1 open, and DUT at +20°C to +30°C (temperature T_1), read V_{F1} of each leg at current I_{REF}. Elevate the device temperature to +100°C above temperature T_1 (temperature T_2). Allow the device to stabilize until the junction temperature is at T_2. Read V_{F2} of each leg at I_{REF} current. Compute the TCVF of each leg as follows:

$$TCVF = (V_{F1} - V_{F2}) / +100°C$$

Compute the expected V_{F2A} at T_J = maximum rated as follows:

$$V_{F2A} = V_{F1} - [(TCVF) \times (T_{Jmax} - T_1)]$$

Determine the average TCVF and the standard deviation of the TCVF from the readings on each leg. If the standard deviation is less than or equal to three percent of the average value of TCVF, TCVF may be used for all devices. If the standard deviation is greater than three percent of the average value of TCVF, then the individual values of TCVF shall be used in determining the performance of the bridge.

b. With the device held at T_3, at or below rated case temperature of I_O, close S1 and read V_{F3} for each leg.

c. After closing S1, adjust the power source, the load resistor, or both to obtain the maximum rated I_O (either I_{O1} or I_{O2}, depending on the rated T_C selected) and readjust the case temperature to the chosen rated value. Allow the device to achieve stable junction temperatures (see note 1).

d. Measure V_{F4} (see figure 3105-2) for each leg at the same reference current (±1 percent) as in steps 4.a. and 4.b. (The instrumentation used to measure V_{F4} must have sufficient resolution to read it within 2 mV or 2 percent).

NOTE: If V_{F3} for the leg is greater than V_{F2}, T_J is less than T_{Jmax}.

e. Measure V_{FH} for each leg.

f. Compute thermal resistance as follows:

(1) Compute $\Delta V_F = V_{F4} - V_{F3}$ for each leg.

(2) Compute $\Delta T_J = \frac{\Delta V_F}{TCVF}$ (see note 1)

(3) Compute $R_{\theta JC}$ of the full bridge: $R_{\theta JC} = \frac{\Delta T_{JC}}{I_o \, x \, 2V_{FH}}$

Where: ΔT_J is the average of all legs. V_{FH} is the average of all legs and I_O is the rectified output current of the full bridge. (See notes 2, 3, 4)

5. Test condition to be specified.

I_O _____

T_C _____

I_{REF} _____

Frequency_____
(if other than 60 Hz)

6. Characteristics to be determined:

Steady-state thermal resistance. Unless otherwise specified, junction to care: _____°C/W.

NOTE 1: If, under power, the case is held to T_4, slightly above T_3, a corrected ΔT_J ($\Delta T_{J(corr)} = \Delta T_{JC} - (T_4 - T_3)$) should be used for step 4 f(2).

NOTE 2: Step 4 f(3) gives R_{th} for the bridge. The average per leg R_{th} for a single-phase bridge is four times the value; six times for a three-phase bridge (see note 3).

NOTE 3: If desired, R_{th} of individual legs may be computed from the individual values of ΔT_{JC} and V_{FH}.

NOTE 4: The power dissipated I_O x 2(V_{FH}) is a reasonable approximation.



I_{REF}	S2	READ LEG #
+	A	2
+	B	3
–	B	4
–	A	1

NOTE 1: All voltage measurements shall be made using leads Kelvin-connected directly to the bridge terminals.

NOTE 2: V_{AC} is adjusted so that the V_{F4} step (t_{F4}) shown on figure 3105-3 is 100 μs ±50 μs and is clearly defined. A typical V_{AC} might be 10 volts peak. Bridges with parasitic inductive components shall adjust V_{AC} so that after the inductive ringing settles, the V_{F4} step on figure 3105-3 (t_{F4}) is 100 μs ±50 μs.

FIGURE 3105–1. Single-phase bridge.



I_{REF}	S2	S3	READ LEG #
+	A	A	1
+	B	A	3
+	C	A	5

I_{REF}	S2	S3	READ LEG #
–	A	B	2
–	B	B	4
–	C	B	6

NOTE 1: All voltage measurements shall be made using leads Kelvin-connected directly to the bridge terminals.

NOTE 2: V_{AC} is adjusted so that the V_{F4} step (t_{F4}) shown on figure 3105-3 is 100 μs ±50 μs and is clearly defined. A typical V_{AC} might be 10 volts peak. Bridges with parasitic inductive components shall adjust V_{AC} so that after the inductive ringing settles, the V_{F4} step on figure 3105-3 (t_{F4}) is 100 μs ±50μs.

FIGURE 3105–2. Three-phase bridge.



NOTE: V_{F4} step trace is provided when anti-parallel diodes in circuit briefly commutate off (the ac current passes through zero during each cooling cycle of individual bridge legs under ac test conditions.)



NOTE 1: Polarity shown applies when I_{REF} is positive. The trace in inverted when I_{REF} is negative.

NOTE 2. V_{AC} is adjusted so that the V_{F4} step (t_{F4}) shown on figure 3105-3 is 100 μs ±50 μs and is clearly defined. A typical V_{AC} might be 10 volts peak. Bridges with parasitic inductive components shall adjust V_{AC} so that after the inductive ringing settles, the V_{F4} step on figure 3105-3 (t_{F4}) is 100 μs ±50 μs.

FIGURE 3105–3. Oscilloscope displays.

METHOD 3126

THERMAL RESISTANCE
(COLLECTOR CUTOFF CURRENT METHOD)

1. Purpose. The purpose of this test is to measure the thermal resistance of the device under the specified conditions. This method is particularly applicable to the measurement of germanium devices having relatively large thermal response times.

2. Test circuit. See figure 3126-1.



FIGURE 3126–1. Test circuit for thermal resistance (collector cutoff current method).

3. Procedure. Switches S_1 and S_2 are ganged and are operated such that the time they are closed (heat interval) is much larger than the time they are open (measurement interval). S_1 is arranged to open slightly before S_2 opens, and the interval between the opening of S_1 and S_2 is adjusted to be short compared to the thermal time constant of the device being measured. The length of the measurement interval should be short compared to the thermal response time of the transistor being measured. When both switches are open, the value of I_{CBO} is read as the drop across R_B. If the I_{CBO} varies during the measurement interval, the value immediately following the opening of S_2 should be read. A calibrated oscilloscope makes a convenient detector. Care should be taken that the collector voltage stays constant.

3.1 Measurement interval. The measurement is made in the following manner: The case, ambient, or other reference point is elevated to a high temperature T_2, not exceeding the maximum (T_J), and the cutoff current, I_{CBO}, read with the constant current source supplying no current. The reference temperature is then reduced to a lower temperature T_1, and power, P_1, is applied to heat the transistor, by increasing the current from the constant current source, until the same value of I_{CBO} is read as was read above.

$$\text{Then: } \theta = \frac{T_2 - T_1}{P_1}$$

$$\text{Where: } P_1 = (n)\,(I_C\ V_{CC} + I_E\ V_{EB})$$

$$n = \text{duty cycle}\left(\frac{t_{on}}{t_{total}}\right)$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test temperature (see 3).

   b. Test voltages or currents (see 3).

METHOD 3131.6

STEADY-STATE THERMAL IMPEDANCE AND TRANSIENT THERMAL IMPEDANCE TESTING OF TRANSISTORS (DELTA BASE - EMITTER VOLTAGE METHOD)

1. Purpose. The purpose of this test is to determine the thermal performance of transistor devices. This can be done in two ways, steady-state thermal impedance or thermal transient testing. Steady-state thermal impedance (referred to as thermal resistance) determines the overall thermal performance of devices. A production oriented screening process, referred to as transient thermal impedance testing, is a subset of steady-state thermal impedance testing and determines the ability of the transistor chip-to-header interface to transfer heat from the chip to the header, and is a measure of the thermal quality of the die attachment. It is relevant to designs which use headers, or heat conducting plugs, with mass and thermal conductivity allowing effective discrimination of poor die attachments. This is particularly true with power devices. The method can be applied to small signal, power, switching, and Darlington transistors. This method is intended for production monitoring, incoming inspection, and pre-burn in screening applications. The measurement current (IM) shall be large enough to ensure that the Darlington output transistor is biased into the linear conduction mode of the temperature sensing measurement periods of the thermal test.

1.1 Background and scope for transient thermal impedance testing. Transient thermal impedance of semiconductor devices are sensitive to the presence of voids in the die attachment material between the semiconductor chip and package since voids impede the flow of heat from the chip to the substrate (package). Due to the difference in the thermal time constants of the chip and package, the measurement of transient thermal impedance can be made more sensitive to the presence of voids than can the measurement of steady-state thermal impedance. This is because the chip thermal time constant is generally several orders of magnitude shorter than that of the package. Thus, the heating power pulse width can be selected so that only the chip and the chip-to-substrate interface are heated during the pulse by using a pulse width somewhat greater than the chip thermal time constant but less than that of the substrate. Heating power pulse widths ranging from 1 to 400 ms for various package designs have been found to satisfy this criterion. This enables the detection of voids to be greatly enhanced, with the added advantage of not having to heat sink the device under test (DUT). Thus, the transient thermal impedance techniques are less time consuming than the measurement of thermal resistance for use as a manufacturing screen, process control, or incoming inspection measure for die attachment integrity evaluation.

2. Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method:

a. ΔT_J: The change in T_J caused by the application of P_H for a time equal to t_H.

b. ΔV_{BE}: The change in V_{BE}, (V_{BEi}-V_{BEf}) due to the application of heating power P_H to the DUT. Many thermal impedance testers use $V_{BE(on)}$ rather than V_{BE}. The difference can be profound. When the tester uses V_{BE} it turns off the collector current completely so that I_M passes entirely through the base-emitter junction. However, in most cases, the collector current is equal to I_M during the reading of the base-emitter junction so the true current into the base is actually I_M / h_{FE}. Throughout this test method, any reference to V_{BE} assumes the correct conditions are being used to ensure the K-factor has been measured and calculated the same way.

c. CU: The comparison unit, consisting of ΔV_{BE} divided by V_{BE}, that is used to normalize the transient thermal impedance for variations in power dissipation; in units of mV/V.

d. I_H: The collector current applied to the DUT during the heating period.

e. I_M: The measurement current applied to forward bias the junction for measurement of V_{BE}.

f. K: Thermal calibration factor equal to the reciprocal of VTC; in °C/mV. Shall be measured over a temperature range similar to the test temperature range at an I_M that will permit resolution at the highest temperatures reached during the test.

g. P_H: The heating power applied to the DUT. $P_H = I_H . x\ V_{CE}$.

h. $R_{\theta JA}$: Steady-state. Thermal resistance from device junction to an ambient (world); in units of °C/W.

i. $R_{\theta JC}$: Steady-state. Thermal resistance from device junction to a point on the outside surface of the case immediately adjacent to the device chip; in units of °C/W.

j. $R_{\theta JX}$: Steady-state. Thermal resistance from device junction to a defined reference point; in units of °C/W.

k. t_H: The duration of the P_H pulse.

l. ti: The time after application of the measurement current (IM) and before application of the P_H pulse.

m. T_J: The DUT T_J.

n. t_{MD}: Measurement delay time is the time from the end of the P_H pulse to the beginning of the sample window time (t_{SW}). Delay shall be sufficient in length to allow for attenuation of switching transients to occur. The delay time will vary according to the length of the cable to test fixture and associated fixture inductances. Delay shall be sufficient in length to allow for attenuation of switching transients to occur. The delay time will vary according to the length of the cable to test fixture (short is always better), associated fixture inductances, package magnetic properties and chip charge storage properties. See further clarification of the use of t_{MD} in this test method and in appendix A.

o. TSP: The temperature sensitive parameter; V_{BE}.

p. t_{SW}: Sample window time during which final V_{BE} measurement is made. The value of t_{SW} should be small; and occur at precisely the conclusion of tMD. It can approach zero if an oscilloscope is used for manual measurements and no transient effects are present.

q. V_{BE}: The forward-biased base emitter junction voltage of the DUT used for T_J sensing.

V_{BEi}: The initial V_{BE} value during application of measurement current (IM) and before application of heating power.

V_{BEf}: The final V_{BE} value during the sample window time (t_{SW}) after application and subsequent removal of heating power.

r. V_{CE}: The voltage between the collector and emitter. V_{CE} is constant throughout the test.

s. VTC: Voltage-temperature coefficient of V_{BE} with respect to T_J at a fixed value of I_M; in mV/°C.

t. $Z_{\theta JC}$: Transient. Thermal impedance from device junction to a point on the outside surface of the case immediately adjacent to the device chip measured using time equal time constant of device; in units of °C/W.

u. $Z_{\theta JX}$: Transient. Thermal impedance from device junction to a time defined reference point; in units of °C/W.

v. Ambient: For free air thermal resistance for semiconductors, testing has historically been performed in an open lab or on the production floor subject to natural convection and air movement produced by HVAC (heating, ventilation and air conditioning) common to all industrial locations. The maximum air movement allowed for the testing of free air (ambient) thermal resistance is 1.0 m/s and any air movement exceeding this shall be blocked.

3. Apparatus. The apparatus required for this test shall include the following, configured as shown on figure 3131–1, as applicable to the specified test procedure:

a. A constant current source capable of adjustment to the desired value of I_H and able to supply the V_{BE} value required by the DUT. The current source should be able to maintain the desired current to within ±2 percent during the entire length of heating time.

b. A constant current source to supply I_M with sufficient voltage compliance to turn the TSP junction fully on.

c. An electronic switch capable of switching between the heating period conditions and measurement conditions in a time frame short enough to avoid DUT cooling during the transition; this typically requires switching in the microsecond or tens of microseconds range.

d. A voltage measurement circuit capable of accurately making the V_{BEf} measurement within the time frame with millivolt resolution. In Figure 3131-1, $V_{BE(on)}$ is used, be sure the K-Factor has been measured and calculated the same way. Mixing them up will result in erroneous theta values.



FIGURE 3131–1. Thermal impedance testing setup for transistors.

4. Test operation.

4.1 General description. The test begins with the adjustment of I_M and I_H to the desired values. The value of I_H is usually at least 50 times greater than the value of I_M. Then with the electronic switch in position 1, the value of V_{BEi} is measured. The switch is then moved to position 2 for a length of time equal to t_H and the value of V_{BE} is measured. Finally, at the conclusion of t_H, the switch is again moved to position 1 and the V_{BEf} value is measured within a time period defined by t_{MD} (or $t_{MD} + t_{SW}$, depending on the definitions stated previously). The two current sources are then turned off at the completion of the test.

4.1.2 Thermal resistance characterization of dual and quad bipolar transistors. Traditionally, thermal resistance has been called out on specification sheets without any clarification as to whether the values are for each element or all elements in parallel. While the assumption has been that the specifications for thermal resistance apply to all elements in parallel, there has been no procedure on how to do this. The thermal resistance test setup cannot directly parallel the transistors because the higher gain element will draw all of the current from the elements. Further complicating this scenario is the case of complimentary NPN-PNP pairs and quads. Circuitry necessary for measuring thermal resistance and thermal impedance is prohibitive. It is recommended that thermal resistance and thermal impedance be measured on each element individually while the other elements are un-powered. These individual readings cannot be combined in any way to yield the total rating. This means that there is no universal method to measure the dual or quad as a whole and the individual device specification shall not require such a measurement. Overall power rating can be derived from similar packages employing single elements.

NOTE: For thermal resistance only, measuring one junction while the other junctions are passively biased at the same power level has been reported to work. No power is to be applied until V_{BEi} has been measured; however, V_{BEf} will likely be unaffected if the passively biased junctions are turned off a little late. The thermal resistance value for the measured junction is divided by the total number of junctions being biased to calculate an overall package thermal resistance. This is not recommended for thermal impedance since short readings are not affected by adjacent junction elements.

To summarize:

a) Begin thermal resistance test of one junction while others are off.

b) Power up remaining junctions to same voltage-current as the junction under test.

c) Power off remaining junctions only after the test junction reading has been acquired.

d) Calculate total device thermal resistance = reading of test junction divided by total junctions in array.

This technique is not recommended for thermal impedance since short readings are not affected by adjacent junction elements and the switching of the remaining junctions in such short time periods is prohibitive.

4.1.3 Thermal resistance characterization of small emitter bipolar transistors. The accepted practice for measuring junction temperature for thermal impedance and thermal resistance measurements of BJTs is to employ the base-emitter (BE) junction as the temperature sensor. However, since the base area is always larger than the emitter area, some measurement errors can arise. When the ratio of emitter area (A_E) to base area (A_B) is greater than 0.5 (i.e. $A_E/A_B > 0.5$), this error is negligible, especially for long heating times. However, for small emitter BJT structures (low capacitance, high frequency, low current) this ratio can fall significantly below 0.5. For example, a BJT with two emitter elements sized each at 1x2 mils would have an emitter area of 4 mil^2 total. That same structure could have a base region of 6x6 mils for a base area of 36 mil^2 total. This makes $A_E/A_B = 4/36 = 0.11$, a value considerably lower than the 0.5 guideline mentioned above. The problem with structures where A_E/A_B is below 0.5 is that a thermal response will be measured rather than a thermal impedance. A thermal response is defined as a measurement with no usable readings other that being able to be used for comparison. This measurement will no longer be able to tell the peak temperature of the emitter because the emitter region will be hotter than parts of the base and base contact region giving an average temperature rather than a peak temperature. This error is greatest for short measurement times where the radial temperature gradient is greatest and diminishes significantly for steady-state thermal resistance measurements where the entire chip has had a chance to heat up thereby reducing the error causing temperature gradient. The meaning of all this to the user and to the supplier is that, for small emitter area BJTs, only thermal response will be available for process monitor and not thermal impedance. Also, true thermal resistance may be higher than measured especially if the BJT is tested case-mounted rather than free-air. Where users require an accurate thermal impedance verses heating time curve, that curve will either have to be calculated or not be supplied at all. There is no currently accepted way in this test method to verify a BJT against a calculated curve.

Note: All these issues also apply to determining junction temperature during power burn-in, life test, accelerated life test, intermittent operating life, etc.

4.2 Notes.

a. Some test equipment may provide a ΔV_{BE} directly instead of V_{BEi} and V_{BEf}; this is an acceptable alternative. Record the value of ΔV_{BE}.

b. Some test equipment may provide $Z_{\theta JX}$ directly instead of V_{BEi} and V_{BEf} for thermal resistance calculations; this is an acceptable alternative. Record the value of $Z_{\theta JX}$.

c. Alternative waveforms, as may be generated by ATE using the general principles of this method, may be used upon approval of the qualifying activity.

d. Some test equipment allows to set V_{CB} and not V_{CE}. This is acceptable provided that V_{BE} is measured at some point in the procedure and is add to V_{CB} to obtain V_{CE}.

e. Improper selection of V_{CE} can lead to unexpected errors with certain large area bipolar transistors. At higher voltages, the transistors may have a region of the chip with slightly higher gain try to take a major share of the current load thereby creating a response that appears to be a void under the chip; however, it is not. Keeping the power constant, vary both current and voltage and compare the theta values. The values should all be the same but likely, above a certain voltage, the measured theta values will suddenly begin to increase.

5. Acceptance limit.

5.1 General discussion. Variations in transistor characteristics from one manufacturer to another cause difficulty in establishing a single acceptance limit for all transistors tested to a given specification sheet. Ideally, a single acceptance limit value for ΔV_{BE} would be the simplest approach. However, different design, materials, and processes can alter the resultant ΔV_{BE} value for a given set of test conditions. Listed below are several different approaches to defining acceptance limits. The ΔV_{BE} limit is the simplest approach and is usually selected for screening purposes. Paragraphs 5.3 through 5.6 require increasingly greater detail or effort.

5.2 ΔV_{BE} limit. A single ΔV_{BE} limit is practical if the K factor and V_{BE} values for all transistors tested to a given specification sheet are nearly identical. Since these values may be different for different manufacturers, the use of different limits is likely to more accurately achieve the desired intent. (A lower limit does not indicate a better die bond when comparing different product sources.) The transistor specification sheet would list the following test conditions and measurement parameters:

a. I_H (in A).

b. t_H (in ms).

c. I_M (in mA).

d. t_{MD} (in μs).

e. t_{SW} (in μs).

f. ΔV_{BE} (maximum limit value, in mV).

5.3 ΔT_J limit. (Much more involved than ΔV_{BE}, but useful for examining questionable devices.) Since ΔT_J is the product of K (in accordance with 6 herein) and ΔV_{BE}, this approach is the same as defining a maximum acceptable T_J rise for a given set of test conditions.

5.4 CU limit. (Slightly more involved than ΔT_J.) The ΔT_J limit approach described above does not take into account potential power dissipation variations between devices. The V_{BE} value can vary, depending on chip design and size, thus causing the power dissipation during the heating time to be different from device to device. This variation will be small within a lot of devices produced by a single manufacturer but may be large between manufacturers. A CU limit value takes into account variations in power dissipation due to differences in V_{BE} by dividing the ΔV_{BE} value by V_{BE}.

5.5 (K•CU) limit. (Slightly more involved but provides greater detail.) This is a combinational approach that takes into account both K factor and power dissipation variations between devices.

5.6 $Z_{\theta JX}$ limit. (For full characterization; not required for screening purposes, but preferred if the proper ATE is available.) The transient thermal impedance approach uses an absolute magnitude value specification that overcomes the problems associated with the other approaches. Transient thermal impedance is time dependent and is calculated as follows:

$$Z_{\Theta JX} = \frac{\Delta T_J}{P_D} = \left| \frac{(K)(\Delta V_{BE})}{(I_H)(V_H)} \right| {}^{o}\text{C/W}$$

5.7 $R_{\theta JX}$ limit. (For thermal resistance specification testing.) The thermal resistance to some defined point, such as the case, is an absolute magnitude value specification used for equilibrium conditions. The t_H heating time shall therefore be extended to longer times (typically 20 to 50 seconds). In the example of $R_{\theta JC}$ measurements, the case shall be carefully stabilized and monitored in temperature which requires an infinite heat sink for optimum results. The ΔT_J is the difference in T_J to the case temperature for the example of $R_{\theta JC}$.

$$R_{\Theta JX} = \frac{\Delta T_J}{P_D} = \left| \frac{(K)(\Delta V_{BE})}{(I_H)(V_H)} \right| {}^{o}\text{C/W}$$

5.8 General comment for transient thermal impedance testing. One potential problem in using the transient thermal impedance testing approach lies in trying to make accurate enough measurements with sufficient resolution to distinguish between acceptable and non-acceptable transistors. As the DUT current handling capability increases, the thermal impedance under transient conditions will become a very small value. This raises the potential for rejecting good devices and accepting bad ones. Higher I_H values shall be used in this case.

6. Measurement of the TSP V_{BE}. The calibration of V_{BE} versus T_J is accomplished by monitoring V_{BE} for the required value of I_M as the environmental temperature (and thus the DUT temperature), and is varied by external heating. It is not required if the acceptance limit is ΔV_{BE} (see 5.2), but is relevant to the other acceptance criteria (see 5.3 through 5.6). The magnitude of I_M shall be chosen so that V_{BE} is a linearly decreasing function over the normal T_J range of the device. I_M shall be large enough to ensure that the base-emitter junction is turned on but not large enough to cause significant self heating. An example of the measurement method and resulting calibration curve is shown on figure 3131-2 where $V_{BE(ON)}$ is shown being measured.



Step 1: Measure V_{BE1} at T_{J1} using I_M

Step 2: Measure V_{BE2} at T_{J2} using I_M

Step 3: $K = \left| \frac{T_{J2} - T_{J1}}{V_{BE2} - V_{BE1}} \right| °C/mV$



NOTES:

1. I_M: Shall be large enough to overcome surface leakage effects but small enough not to cause significant self heating.
2. T_J: Is externally applied (e.g., via oven, liquid) environment.

FIGURE 3131–2. Example curve of V_{BE} versus T_J.

A calibration factor K (which is the reciprocal of the slope of the curve on figure 3131-2) can be defined as:

$$K = \left| \frac{T_{J2} - T_{J1}}{V_{BE2} - V_{BE1}} \right| \ ^{\circ}C/mV$$

The K factor is used to calibrate the DUT such that the measured forward voltage drop corresponds to the temperature of the junction at a given bias condition. In order to ensure accurate results, the bias conditions used to determine the K factor shall be chosen such that the application is duplicated. Therefore, the results will be unique for each particular biasing condition and should be reestablished for different values of base or collector. This method should be used for each of the following conditions: Transient thermal impedance, burn-in, and life-tests. Verify actual T_J seen by a device in field applications.

NOTE: It is required that the range of temperatures that K-factor is measured over approximately correlates to the range of temperature used for thermal measurements. It is wise to characterize the product at least once over a broad temperature range using increments of 25°C. This is especially true for room ambient steady-state Thermal Impedance measurements where the recorded value can be lower when the device is operated close to its maximum Tj. Some devices, especially gold doped devices, can have a saturation current at these elevated temperatures that can overwhelm the I_M current. Characterization might reveal that a higher value of I_M will be needed.

It has been found experimentally that the K-factor variation for all devices within a given device type class is small. The usual procedure is to perform a K factor calibration on a 10 piece to 12 piece sample from a device lot and determine the average K and standard deviation (σ). If σ is less than or equal to 3 percent of the average value of K, then the average value of K can be used for all devices within the lot. If σ is greater than 3 percent of the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in determining device acceptance. As an alternative to using individual values of K, the manufacture may establish internal limits unique to their product that ensures atypical product removal from the population (lot-to-lot and within-the-lot). The manufacturer shall use statistic techniques to establish the limits to the satisfaction of the Government.

7. Establishment of test conditions and acceptance limits. Thermal resistance measurements require that I_H be equal to the required value stated in the device specification sheet, typically at rated current or higher. Values for t_H, t_{MD}, and heat sink conditions are also taken from the device specification sheet. The steps shown below are primarily for transient thermal impedance testing and thermal characterization purposes. The following steps describe how to set up the test conditions and determine the acceptance limits for implementing the transient thermal test for die attachment evaluation using the apparatus and definitions stated above.

7.1 Initial device testing procedure. The following steps describe in detail how to set up the apparatus described previously for proper testing of various transistors. Since this procedure thermally characterizes the transistor out to a point in heating time required to ensure heat propagation into the case (i.e., the $R_{\theta JX}$ condition), an appropriate heat sink should be used or the case temperature should be monitored.

Step 1: From a statistically valid sample, pick any one DUT to start the setup process. Set up the test apparatus as follows:

I_H = 1.0 A	(Or some other desired value near the DUT's normal operating current, typically higher for power transistors.)
t_H = 10 - 50 ms	Unless otherwise specified, for most devices rated up to 15 W power dissipation.
50 - 100 ms	Unless otherwise specified, for most devices rated up to 200 W power dissipation.
≥ 250 ms	For steady-state thermal impedance measurement. The pulse shall be shown to correlate to steady-state conditions before it can be substituted for steady-state.

t_{MD} = 100 μs max. A different max value may be required by the specification or on power devices with inductive package elements which generate non-thermal electrical transients; unless otherwise specified, this would be observed in the t_{MD} and t_{SW} region of figure 3131-3. Refer to appendix A for a technique on how to measure devices that, because of store charge or magnetic package effects, cannot be measured at t_{MD} = 100 μs max. The method will involve measuring at t_{MD} = a higher value and then following a simple calculation to correct the reading. The qualifying activity shall be notified when if use of this alternate t_{MD} method is planned.

I_M = 10 mA (Or some nominal value approximately two percent, or less, of I_H.)



FIGURE 3131–3. Thermal impedance testing waveforms.

Step 2: Insert device into the apparatus test fixture and initiate a test. (For best results, a test fixture that offers some form of heat sinking would be desirable. Heat sinking is not needed if either the power dissipation during the test is well within the DUT's free air rating or the maximum heating time is limited to less than that required for the heat to propagate through the case.)

Step 3: If ΔT_J is at least high enough to resolve thermal impedance/resistance to within 1 percent and the DUT does not exceed T_J(max), the applied power is likely appropriate. High power case-mounted DUTs will tend to have lower ΔT_J while air cooled DUTs may need the higher ΔT_J since their thermal resistance depends upon operating temperature.

If ΔT_J is less than specified above, return to 7.1, step 1 and increase heating power into device by increasing I_H.

If ΔT_J is greater than the safe junction operating temperature, it is required to reduce the heating power by returning to 7.1, step 1 and reducing I_H.

NOTE: The test equipment shall be capable of resolving ΔV_{BE} to within 5 percent. If not, the higher value of ΔV_{BE} shall be selected until the 5 percent tolerance is met. Two different devices can have the same T_J rise even when P_H is different, due to widely differing V_{BE}. Within a given lot, however, a higher V_{BE} is more likely to result in a higher T_J rise. For such examples, this screen can be more accurately accomplished using the CU value. As defined in 2.c herein, CU provides a comparison unit that takes into account different device V_{BE} values for a given I_H test condition.

Step 4: Test each of the sample devices and record the data detailed in 8.1.

Step 5: Select out the devices with the highest and lowest values of CU or $Z_{\theta JX}$ and put the remaining devices aside.

The ΔV_{BE} values can be used instead of CU or $Z_{\theta JX}$ if the measured values of V_{BE} are very tightly grouped around the average value.

Step 6: Using the devices from 7.1, step 5, collect and plot the heating curve data for the two devices in a manner similar to the examples shown on figure 3131-4.

Step 7: Interpretation of the heating curves is the next step. Realizing that the thermal characteristics of identical chips should be the same if the t_H is less than or equal to the thermal time constant of the chip, the two curves should start out the same for the low values of t_H. Non-identical chips (thinner or smaller in cross section) will have completely different curves, even at the smaller values of t_H. As the value of t_H is increased, thereby exceeding the chip thermal constant, heat will have propagated through the chip into the die attachment region. Since the heating curve devices of 7.1, step 5 were specifically chosen for their difference, the curves of figure 3131-4 diverge after t_H reaches a value where the die attachment variance has an affect on the device T_J. Increasing t_H further will probably result in a flattening of the curve as the heating propagates in the device package. If the device package has little thermal mass and is not well mounted to a good heat sink, the curve will not flatten very much, but will show a definite change in slope.

Step 8: Using the heating curve, select the appropriate value of t_H to correspond to the inflection point in the transition region between heat in the chip and heat in the package.

If there are several different elements in the heat flow path: Chip, die attachment, substrate, substrate attach, and package, for example in a hybrid, there will be several plateaus and transitions in the heating curve. Appropriate selection of t_H will optimize evaluation sensitivity to other attachment areas.

Step 9: Return to the apparatus and set t_H equal to the value determined from 7.1, step 8.



FIGURE 3131–4. Heating curves for two extreme devices.

Step 10: Because the selected value of t_H is much less than that for thermal equilibrium, it is possible to significantly increase the P_H without degrading or destroying the device. The increased power dissipation within the DUT will result in higher ΔV_{BE} or CU values that will make determination of acceptable and non-acceptable devices much easier.

Step 11: The pass/fail limit, the cut-off point between acceptable and non-acceptable devices, can be established in a variety of ways:

a. Correlation to other die attachment evaluation methods, such as die shear and x-ray. While these two methods have little actual value from a thermal point of view, they do represent standardization methods as described in various standards.

b. Maximum allowable junction temperature variations between devices. Since the relationship between ΔT_J and ΔV_{BE} is about 0.5°C/mV for forward bias testing, or 0.25C/mV for Darlington transistors, the T_J spread between devices can be easily determined. The T_J predicts reliability. Conversely, the T_J spread necessary to meet the reliability projections can be translated to a ΔV_{BE} or CU value for pass/fail criteria.

To fully utilize this approach, it will be necessary to calibrate the devices for the exact value of the T_J to V_{BE} characteristic. The characteristic's slope, commonly referred to as K factor, is easily measured on a sample basis using a voltmeter, environmental chamber, temperature indicator, and a power supply setup as described in 6 herein. A simple set of equations yield the T_J once K and ΔV_{BE} are known:

$$\Delta T_J = (K)\ (\Delta V_{BE})$$

$$T_J = T_A + \Delta T_J$$

Where: T_A is the ambient or reference temperature. For thermal transient test conditions, this temperature is usually equivalent to case temperature (T_C) for case mounted devices.

c. From a statistically valid sample, the distribution of ΔV_{BE} or CU values should be a normal one with defective devices out of the normal range. Figure 3131-5 shows a ΔV_{BE} distribution for a sample lot of transistors. NOTE: The left-hand side of the histogram envelope is fairly well defined but the other side is greatly skewed to the right. This is because the left-hand side is constrained by the absolute best heat flow that can be obtained with a given chip assembly material and process unless a test method error is introduced. The other side has no such constraints because there is no limit as to how poorly a chip is mounted.



FIGURE 3131–5. Typical ΔV_{BE} distribution.

The usual rule of thumb in setting the maximum limit for ΔV_{BE}, CU, or $Z_{\theta JX}$ is to use the distribution average value and three standard deviations (σ). For example:

$$\left| \left(\Delta \overline{V_{BE}}\right) \right| = \Delta V_{BE} + X\,\sigma$$

high
limit

$$\left| \left(\overline{CU}\right) \right| = CU + X\,\sigma$$

high
limit

$$\left| \left(\overline{Z_{\theta JX}}\right) \right| = Z_{\theta JX} + X\,\sigma$$

high
limit

Where: X = 3 in most cases and $\Delta \overline{V_{BE}}$, $\Delta \overline{CU}$, and $\Delta \overline{Z_{\theta JX}}$ are the average distribution values.

The statistical data required is obtained by testing a statistically valid sample size of devices under the conditions of 7.1, step 11.

The maximum limit determined from this approach should be correlated to the transistor's specified thermal resistance. This will ensure that the ΔV_{BE} or CU limits do not pass DUTs that would fail the thermal resistance or transient thermal impedance requirements.

Step 12: Once the test conditions and pass/fail limit have been determined, it is necessary only to record this information for future testing requirements of the same device in the same package. It is also recommended that a minimum limit is established to ensure a test method error or other anomaly is investigated.

Step 13: After the pass/fail limits are established, there shall be verification they correlate to good and bad bonded devices or the electrical properties such as surge.

The steps listed above are summarized in table 3131–I.

TABLE 3131–I. Summary of test procedure steps.

General description		Steps	Comments
A	Initial setup	1 through 4	Approximate instrument settings to find variations among devices in a statistically valid sample.
B	Heating curve generation	5 through 6	Using highest and lowest reading devices, generate heating curves.
C	Heating curve interpretation	7 through 9	Heating curve is used to find more appropriate value for t_H corresponding to heat in the die attachment area (for some other desired interface in the heat flow path).
D	Final setup	10	Heating power applied during t_H is increased in order to improve measurement sensitivity to variations among devices.
E	Pass-fail determination	11 through 12	A variety of methods is available such as JEDEC JESD34 for setting the fail limit; the statistical approach is the fastest and easiest to implement.
F	Verification	13	Mechanical / electrical correlation

7.2 Routine device thermal transient testing procedure. Once the proper control settings have been determined for a particular device type from a given manufacturing process or vendor, repeated testing of that device type simply requires that the same test conditions be used as previously determined. New device types, or the same devices manufactured with a different process, will require a repeat of 7.1 for proper thermal transient test conditions.

8. Test conditions and measurements to be specified and recorded.

8.1 Transient thermal impedance-steady-state thermal impedance measurements.

8.1.1 Test conditions. Specify the following test conditions:

a. I_M measuring current ___ mA

b. I_H heating current ___ A

c. t_H heating time ___ ms

d. t_{MD} measurement time delay ___μs

e. t_{SW} sample window time ___ μs

8.1.2 Data. Record the following data:

a. V_{BEi} initial forward voltage ___V

b. V_H heating voltage ___V

c. V_{BEf} final forward voltage ___V

NOTE: Some test equipment may provide a ΔV_{BE} instead of V_{BEi} and V_{BEf}; this is an acceptable alternative. Record the value of ΔV_{BE}.

Some test equipment may provide direct display of calculated CU or $Z_{\theta JX}$; this is an acceptable alternative. Record the value of CU or $Z_{\theta JX}$.

8.2 K factor calibration. (Optional for criteria 8.2.1.a or 8.2.1.b, mandatory for 8.2.1.c, 8.2.1.d, or 8.2.1.e.)

8.2.1 Test conditions. Specify the following test conditions:

a. I_M current magnitude ___mA

b. Initial junction temperature ___°C

c. Initial V_{BE} voltage ___mV

d. Final junction temperature (See note in 6.0) ___°C

e. Final V_{BE} voltage ___mV

8.2.2 K factor. Calculate K factor in accordance with the following equation:

$$K = \left| \frac{T_{J2} - T_{J1}}{V_{BE2} - V_{BE1}} \right| \ °C/mV$$

K factor ___°C/mV

8.3 Specification limit calculations. One or more of the following should be measured or calculated, as stated on the device specification sheet (see 5.1):

a. ΔV_{BE} ___mV

b. CU ___mV/V

c. ΔT_J ___°C

d. K•CU ___°C/V

e. $Z_{\theta JX}$ ___°C/W

f. $R_{\theta JX}$ ___°C/W

APPENDIX A

BACKWARD t_{MD} PROJECTOR CALCULATION METHOD

A.1 Backward t_{md} projector calculation method. While the thermal impedance test method tells us to make allowances for devices that have either magnetic or stored charge issues that hinder using delay times under, 100 µs, this “Backward Projector Calculation Method” actually gives one method to make the allowance. Generally this correction is only needed for steady state thermal impedance (thermal resistance) since it is thermal resistance that usually has an absolute specification maximum. Short pulse width thermal impedance used for statistical process control (SPC) purposes and for screening out poor die bond problems may be just as effective regardless of the value of t_{md} used. However, if an absolute value of thermal impedance is required, then the “projector” will work there also.

Figure 3131–A1 illustrates what a thermal impedance tester sees when a test is made. The first reading (VBEi) is always the easiest to take. The second reading (VBEf) can be misled by ferro-magnetic resonant delay, stored charge, etc. and must be delayed until the device has settled down. When the device settles down within the 100 µs t_{md} period, no further compensation is required.



FIGURE 3131–A1. Analysis of a theta test.

However, when a much longer t_{md} is required to avoid the interference caused by magnetics and stored charge, the backward projector calculation method may be used.

APPENDIX A

A.2 The backward t_{MD} projector calculation calculations.

A.2.1 Definitions.

a) t_{MD} = Spec delay time (like maybe 70 µs but you can't measure it).
b) t_{MD1} = Delay time that can be measured (like 1000 µs).
c) t_{MD2} = Forced 2nd delay = (approximately 2 to 3 times t_{MD1}).

(Any units for t_{MD} and theta but be consistent throughout).

A.2.2 Constants.

a) $c = (Theta1 - Theta2) / (SQRT(t_{MD1}) - SQRT(t_{MD\ 2}))$
b) $k = Theta1 - c * SQRT(t_{MD1})$ where SQRT = Square Root Of ( )

Solve: $Theta(t_{MD}) = k + c * SQRT(t_{MD})$

NOTE: For ideal theta value, set $t_{MD} = 0$ in the equation which yields the value of just k.

While it is possible to have a thermal impedance tester programmed to do this automatically, it is also possible to calculate a one-time correction factor that can be applied to test limit and allow to test using t_{MD1} and theta1 but to adjusted limits:

Calculate the correction factor for a given design and use it instead:

$Factor = theta(t_{MD}) / theta1$

$Factor = [k + c * SQRT(t_{md})] / [k + c * SQRT(t_{MD\ 1})]$

So that the correct $theta(t_{md})$ = measured theta1 at $t_{MD\ 1}$ * Factor.

Likewise, the new screening max theta1 limit using $t_{MD\ 1}$ becomes $theta(t_{MD})$ / Factor.

This "Factor" value can be used to apply to any one design (same chip, same package) using the same test setup conditions (IH, IM, VCE, etc.) without the need to do any calculations “on the fly” or any future re-calculations.

Figure 3131–A2 shows a device that benefits immensely from the use of the backward t_{MD} projector (plus the same part with the “trouble maker” removed) and a device that doesn’t need the “projector” at all. Note that using the “projector” for a device that does not need the “projector” does not cause any error. The point is also made that the backward t_{MD} projector can work for any semiconductor device including transistors, FET’s, and diodes:

APPENDIX A

A.3 Figure A-3131-2 shows a device that is very much in need of correction. This particular example is for a rectifier but this "projector" method works equally well for diodes and transistors. The dashed line is the output of the "projector" where the value of t_{MD} is varied from zero out to t_{MD2}. The magnetic (due to steel cap) and stored charge perturbations end between 700 µs and 800 µs.



NOTE: Observe closely on the curve above that if you had not used the "projector" calculations and had incorrectly used, t_{MD} =50 µs (thinking that was close to zero and should be accurate), a measured theta value less than 25 percent of the real theta value. The next measurement would have likely jumped around a little and SPC charts would be plotting setup errors and not product integrity.

FIGURE 3131–A2. Theta vs. t_{md}.

A.4. Figure 3131–A3. Figure 3131–A3 shows the identical device depicted above except the steel cap, the cause of much of the magnetic perturbations, has been removed. The perturbations are quite natural since the current carrying terminals pass through the cap creating an artificial magnetic core in which to store energy.

This plot does show that other problems can cause unnatural oscillations (especially at these high currents) where error begins to creep in below 400 µs.

APPENDIX A



NOTE: The magnetic disturbances removed, there only remains the effects of stored charge and/or recovery delay in the thermal resistance tester as, in this case, the power source must switch from I_H = 60 A to I_M = 50 mA.

FIGURE 3131–A3. Theta vs. t_{md}.

APPENDIX A

A.5. Figure 3131–A4. Figure 3131–A4 shows a device that does NOT require hardly any correction at all. The figure shows measured thermal impedance essentially tracking with the “projector” plot. One of the reasons this device performs so well is that the test current is very low (1 A), the chip is very fast, and the case has very little magnetic influence.



NOTE: Knowing exactly how to select t_{MD1} and t_{MD2} is important. Note that t_{MD1} needs to be selected just past the point where various perturbations occur and can only be accomplish by making “cooling plots” like the ones used for above figure. For t_{MD2}, choose a value between two and three times t_{MD1}.

FIGURE 3131–A4. Theta vs. t_{md}.

APPENDIX A

A.6. Figure 3131–A5. Figure 3131–A5 is a finite element analysis cooling plot prepared where the thermal resistance at t_{MD} = 0 is known by definition. This provides convincing evidence that the "projector" is accurate at t_{MD} = 0.



FIGURE 3131–A5. Theta vs. $t_{md.}$

NOTE 1: The odd selection of t_{MD1} and t_{MD2} values are because these were provided by the computer. You can see that the FEA output (solid line) and the "projector" overlay each other perfectly.

NOTE 2: Be aware that when measuring steady state thermal resistance, the "projector" works very easily with very little guess work. When used for pulsed thermal impedance, some error can creep in if t_{MD1} and/or t_{MD2} is selected carelessly. Again, be prepared with the appropriate cooling plot curve for a given semiconductor family.

NOTE 3: It has always been believed that measuring theta at t_{MD} = 0 was impossible. With this method, you can now measure the "impossible theta".

This page is intentionally left blank.

METHOD 3132

THERMAL RESISTANCE

(DC FORWARD VOLTAGE DROP, EMITTER BASE, CONTINUOUS METHOD)

1. Purpose. The purpose of this test is to measure the thermal resistance of the device under the specified conditions.

2. Test circuit. See figure 3132-1.



FIGURE 3132–1. Test circuit for thermal resistance (dc forward voltage drop, emitter base, continuous method).

3. Procedure. The measurement technique assumes that the forward emitter voltage drop varies with temperature. It further assumes that during the course of measurement, the variation in forward emitter voltage drop varies monotonically due to temperature and is much greater than that due to the variation with collector voltage.

3.1 Measurement. The measurement is made in the following manner: The case, ambient, or other reference point is elevated to a high temperature T_2, not exceeding the maximum-T_J. Current I_C is set to a value and a voltage applied to the collector base diode, V_2. The value of V_2 applied shall be low yet high enough so that the device is operating in a normal manner. V_{1EB} is read under these conditions. The reference temperature is reduced to a lower temperature T_1 and V_{CC} varied until the same value of V_{1EB} is read as was read above. The thermal resistance is then:

$$\theta = \frac{T_2 - T_1}{I_C (V_1 - V_2)}$$

Where: V_1 is the collector voltage applied at temperature T_1.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test temperatures.

   b. I_C and V_2.

METHOD 3136

THERMAL RESISTANCE

(FORWARD VOLTAGE DROP, COLLECTOR TO BASE, DIODE METHOD)

1. Purpose. The purpose of this test is to measure the thermal resistance of the device under the specified conditions. This method is particularly applicable to the measurement of germanium and silicon devices having relatively long thermal response times.

2. Test circuit. See figure 3136-1.



FIGURE 3136–1. Test circuit for thermal resistance (forward voltage drop, collector to base, diode method).

3. Procedure. Switches S_1 and S_2 are ganged switches and are so arranged that S_2 opens very shortly after S_1 opens and such that the delay between the openings is much shorter than the thermal response time of the device being measured. S_1 and S_2 should be closed (heat interval) for a much larger time than they are open (measurement interval) and the measurement interval should be short compared to the thermal response time of the device being measured.

3.1 Measurement. The measurement is made in the following manner: The case, ambient, or other reference point is elevated to a high temperature T_2, not exceeding the maximum T_J, and the collector base voltage, V_{CB}, is read. This reading is made at the beginning of the measurement interval. An oscilloscope makes a convenient detector. The reference temperature is then reduced to a lower temperature, T_1. The heating power, P_1, is adjusted by adjusting the heating current source in the emitter circuit until the same value of V_{CB} is read as was read above. The value of Θ is calculated from the equation:

$$\theta = \frac{T_2 - T_1}{P_1}$$

Where: $P_1 = (n)\ (I_C\ V_{CC} + I_E\ V_{EB})$

$$and\ \ n = duty\ cycle \left[\frac{t_{on}}{t_{total}} \right]$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test temperature (see 3.1).

b. Test voltages and currents (see 3.).

METHOD 3141

THERMAL RESPONSE TIME

1. Purpose. The purpose of this test is to measure the time required for the junction to reach 90 percent of the final value of junction temperature change following application of a step function of power dissipation under specified conditions.

2. Apparatus. The apparatus used to determine the thermal response time shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

3. Procedure. The thermal response time shall be determined by measuring the time required for the T_J (as indicated by a precalibrated temperature sensitive electrical parameter) to reach 90 percent of the final value of T_J change caused by a step function in power dissipation when the device case or ambient temperature, as specified, is held constant.

4. Summary. The device case or ambient temperature shall be specified in the applicable specification sheet.

This page is intentionally left blank.

METHOD 3146.1

THERMAL TIME CONSTANT

1. Purpose. The purpose of this test is to measure the time required for the junction to reach 63.2 percent of the final value of T_J change following application of a step function of power dissipation under specified conditions.

2. Apparatus. The apparatus used to determine the thermal time constant shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

3. Procedure. The thermal time constant shall be determined by measuring the time required for the T_J (as indicated by a precalibrated temperature sensitive electrical parameter) to reach 63.2 percent of the final value of T_J change caused by a step function in power dissipation, when the device case or ambient temperature, as specified, is held constant.

4. Summary. The device case or ambient temperature shall be specified in the applicable specification sheet.

This page is intentionally left blank.

METHOD 3151

THERMAL RESISTANCE, GENERAL

1. Purpose. The purpose of this test is to measure the temperature rise per unit power dissipation of the designated junction above the case of the device or ambient temperature, under conditions of steady state operation.

2. Apparatus. The apparatus used to determine the thermal resistance shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

3. Procedure. The thermal resistance may be determined by:

   a. Measuring the junction power required to maintain the T_J constant (as indicated by a precalibrated temperature sensitive electrical parameter) when the case of the device or ambient temperature, as specified, is changed by a known amount.

   b. Measuring the T_J (as indicated by a precalibrated temperature sensitive electrical parameter) when the junction power is changed a known amount while the case of the device or ambient temperature, as specified, is held constant.

4. Summary. The characteristic being measured, $R_{\theta JC}$ or $R_{\theta JA}$ shall be specified in the applicable specification sheet.

This page is intentionally left blank.

METHOD 3161.1

THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETs (DELTA SOURCE DRAIN VOLTAGE METHOD)

1. Purpose. The purpose of this test is to measure the thermal impedance of the MOSFET under the specified conditions of applied voltage, current, and pulse duration. The temperature sensitivity of the forward voltage of the source drain diode is used as the junction temperature indicator. This method is particularly suitable to enhancement mode, power MOSFET's having relatively long thermal response times. This test method may be used to measure the thermal response of the junction to a heating pulse, to ensure proper die mountdown to its case, or the dc thermal resistance, by the proper choice of the pulse duration and magnitude of the heating pulse. The appropriate test conditions and limits are detailed in 5 herein.

1.1 Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method:

I_H: Heating current through the drain.

I_M: Current in the source drain diode during measurement of the source drain voltage.

K: Thermal calibration factor, equal to reciprocal of VTC; in °C/mV.

P_H: Magnitude of the heating power pulse applied to DUT in watts; the product of I_H and V_H.

t_H: Heating time during which P_H is applied.

T_J: Junction temperature in degrees Celsius.

T_{Ji}: Junction temperature in degrees Celsius before start of the power pulse.

T_{Jf}: Junction temperature in degrees Celsius at the end of the power pulse.

t_{MD}: Measurement delay time is defined as the time from the removal of heating power (P_H) to the start of the V_{SD} measurement.

t_{SW}: Sample window time during which final V_{SD} measurement is made.

T_X: Reference temperature in degrees Celsius.

T_{Xi}: Initial reference temperature in degrees Celsius.

T_{Xf}: Final reference temperature in degrees Celsius.

$V_{GS(M)}$: Gate source voltage applied during the initial and final measurement periods.

V_H: Heating voltage between the drain and source.

V_{SD}: Source drain diode voltage in millivolts.

V_{SDi}: Initial source drain voltage in millivolts.

V_{SDf}: Final source drain voltage in millivolts.

VTC: Voltage temperature coefficient of V_{SD} with respect to T_J; in mV/°C.

$Z_{\theta JX}$: Transient junction-to-reference point thermal impedance in degrees Celsius/watt. $Z_{\theta JX}$ for specified power pulse duration is:

$$Z_{\theta JX} = \frac{(T_{jf} - T_{ji} - \Delta T_X)}{P_H}$$

Where: ΔT_X = Change in reference point temperature during the heating pulse (see 4.2 and 4.4). For short heating pulses, e.g., die attach evaluation, this term is normally negligible).

2. Apparatus. The apparatus required for this test shall include the following, as applicable, to the specified test procedure:

a. A thermocouple for measuring the case temperature at a specified reference point. The recommended reference point shall be located on the case under the heat source. Thermocouple material shall be copper-constantan (type T) or equivalent. The wire size shall be no larger than AWG size 30. The junction of the thermocouple shall be welded to form a bead rather than soldered or twisted. The accuracy of the thermocouple and its associated measuring system shall be ±0.5°C. Proper mounting of the thermocouple to ensure intimate contact to the reference point is critical for system accuracy.

b. A controlled temperature environment capable of maintaining the case temperature during the device calibration procedure to within ±1°C over the temperature range of +23°C to +100°C, the recommended temperatures for measuring K factor.

c. A K factor calibration setup, as shown on figure 3161-1, that measures V_{SD} for a specified value of I_M in an environment in which temperature is both controlled and measured. A temperature controlled, circulating fluid bath may be used. The current source shall be capable of supplying I_M with an accuracy of ±1 percent. The voltage source shall be capable of supplying a stable $V_{GS(M)}$ in the range of –1 to –5 V (opposite polarity for p-channel devices). This voltage is applied in such a way as to turn the DUT off (i.e., gate negative with respect to source for n-channel device). The voltage measurement of V_{SD} shall be made using Kelvin contacts and with voltmeters capable of 1 mV resolution. The device-to-current source wire size shall be sufficient to handle the measurement current (AWG size 22 stranded is typically used for up to 100 mA).



FIGURE 3161–1. K-factor calibration setup.

d. A test circuit used to control the device and to measure the temperature using the forward voltage of the source drain diode as the temperature sensing parameter as shown on figure 3161-2. Polarities shown are for n-channel devices but the circuit may be used for p-channel types by reversing the polarities of the voltage and current sources.

d. A test circuit used to control the device and to measure the temperature using the forward voltage of the source drain diode as the temperature sensing parameter as shown on figure 3161-2. Polarities shown are for n-channel devices but the circuit may be used for p-channel types by reversing the polarities of the voltage and current sources.

e. Suitable sample-and-hold voltmeter or oscilloscope to measure source drain forward voltage at specified times. V_{SD} shall be measured to within 5 mV, or within 5 percent of (V_{SDi} - V_{SDf}), whichever is less.



NOTE 1: The circuit consists of the DUT, three voltage sources, a current source, and two electronic switches. During the heating phase of the measurement, switches S1 and S2 are in position 1. The values of V_G and V_D are adjusted to achieve the desired values of I_D and V_{DS} for the P_H heating condition.

NOTE 2: To measure the initial and post-heating pulse junction temperatures of the DUT, switches S1 and S2 are each switched to position 2. This puts the gate at the measurement voltage level $V_{GS(M)}$ and connects the current source I_M to supply forward measurement current to the source drain diode. The polarity of the current source is such that the voltage applied to the MOSFET source and drain are opposite to those employed during normal MOSFET operation. Figures 3161-3 and 3161-4 show the waveforms associated with the three segments of the test.

FIGURE 3161–2. Thermal impedance measurement circuit (source drain diode method).



FIGURE 3161–3. Device waveforms during the three segments of the thermal transient test.



FIGURE 3161–4. Second V_{SD} measurement waveform.

NOTE: The value of t_{MD} is critical to the accuracy of the measurement and shall be properly specified in order to ensure measurement repeatability. Note that some test equipment manufacturers include the sample-and-hold window time t_{SW} within their t_{MD} specification.

3. Measurement of the TSP. The required calibration of V_{SD} versus T_J is accomplished by monitoring V_{SD} for the required value of I_M as the heat sink temperature (and thus the DUT temperature) is varied by external heating. The magnitude of I_M shall be chosen so that V_{SD} is a linearly decreasing function over the expected range of T_J during the power pulse. I_M shall be large enough to ensure that the source drain junction is turned on but not so large as to cause any significant self heating. (This will normally be 10 mA for small power devices and up to 100 mA for large ones.) The $V_{GS(M)}$ value shall be large enough to decouple the gate from controlling the DUT; typical values are in the 1 to 5 V range. An example calibration curve is shown on figure 3161-5.

3.1 Measurement of die attachment integrity. When screening to ensure proper die attachment integrity within a given lot or in a group of same type number devices of one manufacturer, this calibration step is not required. In such cases, the measure of thermal response may be ΔV_{SD} for a short heating pulse, and the computation of ΔT_J or $Z_{\theta JX}$ is not necessary. (For this purpose, t_H shall be 10 ms for TO-39 size packages and 100 ms for TO-3 size packages.)



FIGURE 3161-5. Example curve of V_{SD} versus T_J.

3.2 K factor calibration. A K factor calibration (which is the reciprocal of VTC or the slope of the curve on figure 3161-4) can be defined as:

$$K = \frac{1}{VTC} = \left| \frac{T_{J1} - T_{J2}}{V_{SD1} - V_{SD2}} \right| \, °C/mV$$

It has been found experimentally that the K factor variation for all devices within a given device type class is small. The usual procedure is to perform a K factor calibration on a 10 to 12 piece sample from a device lot and determine the average K and standard deviation (σ). If σ is less than or equal to three percent of the average value of K, then the average value of K can be used for all devices within the lot. If σ is greater than three percent of the average value of K, then all the devices in the lot shall be calibrated and the individual values of K shall be used in thermal impedance calculations or in correcting ΔV_{SD} values for comparison purposes.

4. Test procedure.

4.1 Calibration. K factor shall be determined according to the procedure outlined in 3 herein, except as noted in 3.1.

4.2 Reference point temperature. The reference point is usually chosen to be on the bottom of the transistor case directly below the semiconductor chip in a TO-204 metal can or in close proximity to the chip in other styles of packages. Reference temperature point location shall be specified and its temperature shall be monitored using the thermocouple as stated in 2.a herein during the preliminary testing. If it is determined that T_X increases by more than +5°C of measured junction temperature rise during the power pulse, then either the heating power pulse magnitude shall be decreased, the DUT shall be mounted in a temperature controlled heat sink, or the calculated value of thermal impedance shall be corrected to take into account the thermal impedance of the reference point to the cooling medium or heat sink. Temperature measurements for monitoring, controlling, and correcting for reference point temperature changes are not required if the t_H value is low enough to ensure that the heat generated within the DUT has not had time to propagate through the package. Typical values of t_H for this case are in the 10 to 500 ms range, depending on DUT package type and material.

4.3 Thermal measurements. The following sequence of tests and measurements shall be made:

a. Prior to the power pulse:

(1) Establish reference point temperature (T_{Xi}).

(2) Apply measurement current (I_M).

(3) Apply gate source measurement voltage ($V_{GS(M)}$).

(4) Measure source drain voltage drop (V_{SDi}) (a measurement of the initial junction temperature).

b. Heating pulse parameters:

(1) Apply drain source heating voltage (V_H).

(2) Apply drain heating current (I_H) as required by adjustment of gate source voltage.

(3) Allow heating condition to exist for the required heating pulse duration (t_H).

(4) Measure reference point temperature (T_{Xf}) at the end of heating pulse duration.

(NOTE: T_X measurements are not required if the t_H value meets the requirements stated in 4.2.)

c. Post-power pulse measurements:

(1) Apply measurement current (I_M).

(2) Apply gate source measurement voltage ($V_{GS(M)}$).

(3) Measurement source drain voltage drop (V_{SDf}) (a measurement of the final junction temperature).

(4) Time delay between the end of the power pulse and the completion of the V_{SD} measurement as defined by the waveform on figure 3161-4 in terms of $t_{MD} + t_{SW}$.

4.4 Thermal impedance. The value of thermal impedance ($Z_{\Theta JX}$) is calculated from the following formula:

$$Z_{\theta JX} = \frac{\Delta T_J}{P_H} = \left| \frac{K\ (V_{SDf} - V_{SDi})}{(I_H)\ (V_H)} \right| \ ^\circ C/W$$

This value of thermal impedance will have to be corrected if T_{Xf} is greater than T_{Xi} by +5°C. The correction consists of subtracting out the component of thermal impedance due to the thermal impedance from the reference point (typically the device case) to the cooling medium or heat sink. T_X measurements are not required if the t_H value meets the requirements stated in 4.2 herein. This thermal impedance component has a value calculated as follows:

$$Z_{\theta X\text{-}HS} = \frac{\Delta T_X}{P_H} = \frac{(T_{xf} - T_{xi})}{[(I_H)(V_H)]}$$

Where: HS = cooling medium or heat sink (if used).

Then: $Z_{\theta JX}$ | = $Z_{\theta JX}$ | - $Z_{\theta X\text{-}HS}$
| |
Corrected Calculated

NOTE: This last step is not necessary for die attach evaluation (see 3.1 herein).

5. Test conditions and measurements to be specified and recorded.

5.1 K factor calibration.

5.1.1 Conditions data. Specify the following test conditions:

a. Measuring current (I_M) (see applicable specification sheet).

b. Gate-source voltage ($V_{GS(M)}$) (in the range of 0 V to -6 V).

c. Initial junction temperature (T_J): +25°C ±5°C.

d. Final junction temperature (T_{Jf}): +100°C ±10°C.

5.1.2 Record data. Record the following data:

a. Initial V_{SD} voltage.

b. Final V_{SD} voltage.

5.1.3 Calculation data. Calculate K factor in accordance with the following equation:

$$K = \left| \frac{T_J 1 - T_J 2}{V_{SD} 1 - V_{SD} 2} \right| ^\circ C/mV$$

5.1.4 Die attach procedure. K factor calibration (see 5.1) may not be necessary for die attachment evaluation (see 3.1).

5.2 Thermal impedance measurements.

5.2.1 Conditions data. Specify the following test conditions in the applicable specification sheet.

a. Measuring current (I_M) (shall be same as used for K factor calibration).

b. Drain heating current (I_H).

c. Heating time (t_H).

d. Drain source heating voltage (V_H).

e. Measurement time delay (t_{MD}).

f. Sample window time (t_{SW}).

g. Gate-source voltage ($V_{GS(M)}$) (shall be same as used for K factor calibration).

(NOTE: I_H and V_H are usually chosen so that P_H is approximately two-thirds of device rated power dissipation).

5.2.2 Record data. Record the following data:

a. Initial reference temperature (T_{Xi}).

b. Final reference temperature (T_{Xf}).

c. T_X measurements are not required if the t_H value meets the requirements stated in 4.2.

d. Calculate thermal impedance using the procedure and equations shown in 4.4.

5.2.2.1 ΔV_{SD} data. This parameter can either be read directly from suitable test instrumentation or calculated by taking the difference between initial and final values of V_{SD} (i.e., $\Delta V_{SD} = |V_{SD(i)} - V_{SD(f)}|$.)

5.2.3 Thermal resistance measurements. This is a thermal impedance measurement for the condition in which the heating time (t_H) has been applied long enough to ensure that the temperature drop from the device junction to the case reference point in accordance with 2.a has reached equilibrium and no longer increases for greater values of t_H. In practical measurements, this condition can be assumed to exist when the rate of junction temperature change matches the rate of case temperature change.

5.3 Thermal response ΔV_{DS} measurements for screening. These measurements are made for t_H values that meet the intent of 3.1 and the requirements stated in 4.2.

5.3.1 Conditions data. Specify the following test conditions in the applicable specification sheet:

a. Measuring current (I_M).

b. Drain heating current (I_H).

c. Heating time (t_H).

d. Drain source heating voltage (V_H).

e. Measurement time delay (t_{MD}).

f. Sample window time (t_{SW}).

g. Gate-source voltage ($V_{GS(M)}$) (shall be the same as used if and when K factor calibration is performed (see 5.3.2.1b herein)).

NOTE: The values of I_H and V_H are usually chosen equal to or greater than the values used for thermal impedance measurements.

5.3.2 Specified limits. The following data is compared to the specified limits:

5.3.2.1 ΔV_{SD} data.

a. Same as 5.2.2.1 herein.

b. Optionally calculate ΔT_J for comparison or screening purposes, or both, if the K factor results (see 3 herein and 5.1 herein) produce a σ greater than three percent of the average value of K.

$$\Delta T_J = K (\Delta V_{SD}) \text{ in } °C$$

6. Summary. The following conditions shall be specified in the applicable specification sheet:

6.1 Thermal impedance.

a. I_M measuring current.

b. I_H drain heating current.

c. t_H heating time.

d. V_H drain source heating voltage.

e. t_{MD} measurement time delay.

f. t_{SW} sample window time.

6.2 Thermal response ΔV_{SD} measurement.

a. I_M measuring current.

b. I_H drain heating current.

c. t_H heating time.

d. V_H drain source heating voltage.

e. t_{MD} measurement time delay.

f. t_{SW} sample window time.

7. Tutorial guidelines. Thermal response, thermal impedance, and thermal resistance measurements require that I_H and V_H not to exceed the rated specified values and t_H for I_H and V_H not to exceed the specified safe-operating area (SOA) stated in the device specifications. Values of I_M, t_{MD} conditions are also taken from the device specifications.

The steps shown below are guidelines of how to reach the proper test conditions and determine the acceptance limits, primarily for thermal transient testing and thermal characterization purposes.

7.1 Characterizing thermal resistance and thermal impedance. The following steps describe in detail how to set up the apparatus stated in above sections to achieve the thermal resistance and thermal impedance characterizations on MOSFET devices.

a. Step 1 - K-factor calibration: using apparatus 2.c herein, best with circulating bath and Kelvin cable, on ten devices. I_M = 10 mA for most MOSFET (or 5 mA for smaller power devices). Temperatures start from 150ºC and cool down to 25ºC (25 points). K-factors are individually calculated and analyzed for possible usage of average value in all calculations of thermal impedances and resistances. The linear relationship of ΔV_{SD} verses T_J can expressed as calculated slope (K-factor) and offset. These data can be performed automatically by some test equipment and can be kept to traceable device serial numbers.

b. Step 2 - Measurement-delay-time (t_{MD}) characterization: With above K-factor data, on ten devices V_H = 12 V for devices with rated breakdown voltage of beyond 30 V. (V_H = 10 V for devices with rated breakdown voltage of 30 V or lower). I_M = 10 mA for most MOSFET (or 5 mA for smaller power devices). t_H = 10 ms and I_H = adjusted to achieve ΔT_J of about 90ºC to 100ºC (not to exceed the rated SOA). t_{MD} = set at each 10 µsec., 20 µsec., 30 µsec., 50 µsec., 100 µsec., 200 µsec. and 320 µsec.

The measured ΔV_{SD} verses square-root of t_{MD} can be plotted, as shown on figure 3161-6 herein, to show the optimum 30 µsec. t_{MD} as well as added T_J-factor for 0 µsec. The added T_J-factor will be used to calculated true T_J.

Measurement-delay-time (t_{MD}) optimization can be performed automatically by some test equipment and can be kept to traceable device serial numbers.



FIGURE 3161-6. Cooling curve.

c. Step 3 - Thermal Resistance Characterization: with device in temperature-stable environment (liquid-flowed heat-sink, closed still-air chamber or forced-air chamber) and thermal-couple contacted to specified referent point (lead, case, pad, printed circuit board, or heat-sink). V_H = 12 V for devices with rated breakdown voltage of beyond 30 V. (V_H = 10 V for devices with rated breakdown voltage of 30 V or lower). I_M = 10 mA for most MOSFET (or 5 mA for smaller power devices). I_H = adjusted (initially on first device) to achieve T_J of about 90ºC at steady-state (long) t_H. K-factor and t_{MD} = individual values to each device serial number or single value (from above). Use additional controls on equipment to minimize power oscillation and waveform ringing or transients. The ΔV_{SD} measurement will be converted to ΔT_J and R_{th} using individual K-factor and added T_J-factor (for 0 µsec. t_{MD}) with referent temperature measurement. The measured thermal resistances of ten devices will be statistically analyzed to set the final specification (rated RthJC, R_{thJA}, R_{thJPcb}, $R_{thJSink}$ limits). Average plus 4 (Cpk = 1.33) to 4.5 (Cpk = 1.5), sigma should be used to derive the maximum rated limits.

d. Step 4 - Thermal impedance / heating CURVE Characterization: with same set-up in thermal resistance prior to running heating curve, perform the 5-msec. Thermal impedance while adjusting heating V_H and I_H for minimized ringing and transient waveforms. I_H is typically selected 1.5 Amps. higher than the final I_H of above Rth characterization. Power V_H x I_H is typically selected for ΔT_J about 20ºC. For each t_H, ΔV_{SD} measurement will be converted to ΔT_J and Z_{th} using individual K-factor and added T_J-factor (for 0 µsec. t_{MD}) with referent temperature measurement.

Example of heating curve and thermal model in both semi-log and log-log scales, see figure 3161-7:
The “inflection point”, defined for transition between thermal interfaces, are more visibly shown in log-log graph than in semi-log graph.



FIGURE 3161-7. Heating curve and thermal model example.

Thermal impedance curves for various different duty cycles can also be simulated from the model and added to the specifications.

7.2 Optimizing production test conditions for die-attach thermal response or thermal impedance: The following steps describe in detail how to set up the apparatus stated in above sections (production equipment) to achieve proper production test conditions for die-attach thermal response and impedance on MOSFET devices.

a. Step 1 – Selection of two extreme devices: Use the following guidelines to select proper conditions and apparatus: V_H = 12 V for devices with rated breakdown voltage of beyond 30 V. (V_H = 10 V for devices with rated breakdown voltage of 30 V or lower). I_H = (0.66 x rated power) / (above V_H) or adjusted for 195 to 255 mV ΔV_{SD} (about 100ºC ΔT_J). t_H = 10ms for TO-205AF (TO-39), LCC18 and TO-276AA (SMD-.5). 20 ms for TO-276AB (SMD-1) and TO-276AC (SMD-2). 50 ms for TO-257AA, TO-254AA, and TO-204AA (TO-3). I_M = 10 mA for most MOSFET (Or 5 mA for smaller power devices). t_{MD} = 30 µs from above characterization. Larger value may be required on power devices with high inductive package elements which generate non-thermal electrical transients; unless otherwise specified, this would be observed in the t_f region of figure 3161-3. k = value from measurements of above K-factor calibration (at above I_M condition). Record the ΔV_{SD} measurements of above conditions for 20 to 25 devices, correlated with X-ray results of die-attachment. One device with highest ΔV_{SD} value (best with X-ray failure) and one device with lowest ΔV_{SD} value (best die attachment) are selected for test and generate heating curves.

b. Step 2 – Thermal impedance / heating curve characterization: On two extreme devices follow Step 4 of 7.1 herein to generate the heating curve for each of the two extreme devices selected in accordance with 7.2.a herein (superimposed in one graph).

The thermal impedance curves for both Highest and lowest delta-VSD devices, as well as the curves for average and average+4sigma values, are displayed on figure 3161-8. The final thermal impedance specification is typically scaled from average curve, with ratio factor of final RthJC value (which is round-off from average+4.Sigma RthJC value) to average RthJC value.



FIGURE 3161-8. Thermal impedance curves.

c. Step 3 – Heating curve interpretation: For proper selection of die-attach thermal response t_H:
At heating time t_H less than or equal thermal time constant of identical chips, the thermal characteristics are the same. As t_H is increased (exceeding the chip thermal constant) and the heat propagated through the chip into the die attachment region, the curves of the specially selected extreme devices diverge (changes in slope), starting from time point where the die attachment variance has an affect on device junction temperature. As t_H is increased further, the curve somewhat flattened out (more flattening with higher thermal mass), with same slope for identical package. With several different elements in heat flow path (chip, die attachment, substrate, substrate attachment, package, package attachment, and printed board / heatsink), several plateaus and transitions will be shown in the heating curve. Proper selection of extreme devices (correlating to X-ray inspection results) would provide better differentiation in attachment areas on heating curves.

Using heating curves and 7.2.c herein, select appropriate die attachment t_H to correspond to the immediate point in the region beyond the die attachment area.

7.3 Deriving statistical-process-control (SPC) limits for production die-attach thermal response. The following steps describe in detail how to derive proper SPC limits for 100 percent production testing of die-attach thermal response or thermal impedance on MOSFET devices.

a. Step 1 – Data collection and data types: (first production lots and subsequent production lots). Using above optimized test conditions, thermal data should be recorded for setting limit from minimum 30 devices sampling of first five production lots and from five to Ten devices sampling from each subsequent production lot.
These data can be ΔV_{SD} or ΔT_J [$=\Delta V_{SD}$ x K-factor] or CU [$=\Delta V_{SD} / P_H$] or ZthJX [$=(\Delta V_{SD}$ x K-factor / $P_H).+T_{ref}$].

(1) A single ΔV_{SD} limit is practical if the K-factor values for all devices (of the same type) tested to a given specification are nearly identical (see 3.2 herein). Different device type (from different manufacturer) should have different limit with its unique conditions specified.

(2) When a single K-factor cannot be used (see 3.2 herein), the ΔT_J (or T_J) single limit is practical to take into account the individual device K-factor.

(3) Other single limits of CU (if identical K-factor but individual P_H), K.CU (if individual K-factor and individual P_H) and ZthJX (absolute magnitude with individual K-factor, P_H and T_{ref}) have the same significance as ΔT_J (or T_J) single limit, since P_H and T_{ref} are identical and insignificant to MOSFET.

Thus, for MOSFET, the significant data types are ΔV_{SD} and ZthJX (or ΔT_J or T_J).

b. Step 2 – Statistical analysis and limit setting: The data shall be statistically analyzed to establish the pass/fail limit (the cut-off point between acceptable and non-acceptable devices) for each initial lot, as well as derived to final SPC limits.

For each of the first five production lots, the statistical analysis of sample data should be shown in a single-lot histogram with upper SPC limit (UCL) and lower SPC limit (LCL) resulted from average plus three standard deviations and average minus three standard deviations, respectively. In this example, figure 3161-9, the single lot will be tested to LCL of 166 mV and UCL of 177 mV.



Average	171.6	mV
Sigma	1.8	mV
Mean-3Sigma	166.2	mV
Mean+3Sigma	176.9	mV

FIGURE 3161-9. Delta VSD single lot histogram.

Very high ΔV_{SD} in some devices can be confirmed of unacceptance limit with results from X-ray, SonaScanning or die shear.

For setting of final SPC limits, the statistical analysis of combined sample data from five production lots should be shown in a summary table (inverse normalization graph optional) as shown in figure 3161-10 herein.



		All	Production Lot # 1	Production Lot # 2	Production Lot # 3	Production Lot # 4	Production Lot # 5
	n =	184	42	47	30	33	32
	R^2 =	0.936	0.621	0.957	0.895	0.617	0.926
Mean	μ =	180.076087	172.2142857	186.6382979	183.5333333	174.8181818	182.9375
Standard Deviation	σ =	6.481134785	3.679446633	2.877389607	2.687561814	3.273516319	1.216486214
Mean - 4 Standard Deviation	μ – 4 σ =	154.1515478	157.4964992	175.1287394	172.7830861	161.7241165	178.0715551
Mean + 4 Standard Deviation	μ + 4 σ =	206.0006261	186.9320722	198.1478563	194.2835806	187.9122471	187.8034449
	σ / μ =	3.60%	2.14%	1.54%	1.46%	1.87%	0.66%

FIGURE 3161-10. Summary table and sample data from five production lots.

In this example, all succeeding production lots (after fifth production lot) will be tested to final lower SPC limit of 154 mV and final upper SPC limit of 206 mV, the calculated mean ±4 sigma values.

7.4 Process change control for thermal response/impedance/resistance. At any time that production die attach process (temperature profile) changes or related material property (compositions or finishes) changes, new thermal resistance and thermal impedance shall be re-characterized for new defined specifications, as well as new SPC limits shall be re-established from data of devices sampling from new production lots.

METHOD 3181

THERMAL RESISTANCE FOR THYRISTORS

1. Purpose. The purpose of this test is to measure the thermal resistance of thyristors under specified conditions.

2. Test circuit. See figure 3181-1.



FIGURE 3181-1. Thermal resistance test circuit.

3. Procedure. S1 is closed for a much longer interval (heat) than it is opened (measurement). The measurement interval should be short compared to the thermal response time of the device being measured. The constant measurement current is a small current (of the order of a few milliamperes) and so selected that the magnitude of V_{F1} changes appropriately with the device material (silicon approximately 2 mV/°C) and junction temperature. The heating current source is adjustable.

3.1 Measurement. The measurement is made in the following manner. The case ambient or other reference point is elevated to a high temperature, T_2, not exceeding the maximum junction temperature and the forward voltage drop (V_{F1}) read with the heating source supplying no current (i.e., the forward voltage (V_{F1}) is to be read at the start of the measurement interval). An oscilloscope makes a suitable detector. At T_2 there will be a small power dissipated in the device due to the measurement current source. The reference is then reduced to a lower temperature (T_1), and power (P_1) is applied to heat the device by increasing the current from the constant current source until the same value of V_{F1} is read as was read above. However, if P_1 is calculated as the heating power contributed by the heating current source only, the equation:

$$\theta = \frac{T_2 - T_1}{P_1} \; gives \; \theta \; accurately$$

Where: $P_1 = V_{F1} I_{F1}$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test temperatures (see 3.1).

b. Test voltages and currents (see 3.1).

This page intentionally left blank.

METHOD 3201.1

SMALL-SIGNAL, SHORT-CIRCUIT INPUT IMPEDANCE

1. Purpose. The purpose of this test is to measure the input impedance of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3201-1.



NOTE: The biasing circuit shown is for purposes of illustration only. Other stable biasing circuits may be used (see 3).

FIGURE 3201-1. Test circuit for small-signal, short-circuit input impedance.

3. Procedure. The capacitors C_1, C_2, and C_3 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. The inductance L shall be resonated with a capacitor and the combination shall have a large impedance compared with h_{ie} at the test frequency. R_L shall be a short-circuit compared with the output impedance of the device. V_g and V_{be} are measured on high-impedance ac voltmeters after setting the specified values of I_E and V_{CE}.

$$Then: \ h_{ie} = \frac{V_{be}}{I_b}, where \ \ I_b = \frac{V_g - V_{be}}{R_B}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency (see 3).

b. Test voltages and currents (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3206.1

SMALL-SIGNAL, SHORT-CIRCUIT FORWARD-CURRENT TRANSFER RATIO

1. Purpose. The purpose of this test is to measure the forward-current transfer ratio of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3206–1.



NOTE: The biasing circuit shown is for purposes of illustration only. Other stable biasing circuits may be used (see 3).

FIGURE 3206–1. Test circuit for small-signal, short-circuit forward-current transfer ratio.

3. Procedure. The capacitors C_1, C_2, and C_3 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. The inductance L shall be resonated with a capacitor and the combination shall have a large impedance compared with h_{ie} at the test frequency. R_L shall be a short-circuit compared with the output impedance of the device. V_g, V_{be}, and V_{ce} shall be measured on high-impedance ac voltmeters after setting the specified values of I_E and V_{CE}.

$$Then: \ h_{fe} = \frac{I_c}{I_b}, where: \ I_c = \frac{V_{ce}}{R_L} \ and \ I_b = \frac{V_g - V_{be}}{R_B}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency (see 3).

b. Test voltage and currents (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3211

SMALL-SIGNAL, OPEN-CIRCUIT REVERSE-VOLTAGE TRANSFER RATIO

1. Purpose. The purpose of this test is to measure the reverse-voltage transfer ratio of the device under the specified conditions.

2. Test circuit. The circuit and procedures shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3211-1.



NOTE: The biasing circuit shown is for purposes of illustration only. Other stable biasing circuits may be used (see 3).

FIGURE 3211–1. Test circuit for small-signal, open-circuit reverse-voltage transfer ratio.

3. Procedure. Inductance L_1 shall be resonated with a capacitor and the combination shall have a large impedance compared with h_{ic} at the test frequency. The capacitors C_1 and C_2 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. Voltmeters V_{be} and V_{ce} shall be high impedance voltmeters. Thus, after applying the specified test voltages and currents:

$$h_{re} = \frac{V_{be}}{V_{ce}}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency (see 3.).

b. Test voltages and currents (see 3.).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3216

SMALL-SIGNAL, OPEN-CIRCUIT OUTPUT ADMITTANCE

1. Purpose. The purpose of this test is to measure the output admittance of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3216-1.



NOTE: The biasing circuit shown is for purposes of illustration only. Other stable biasing circuits may be used (see 3).

FIGURE 3216–1. Test circuit for small-signal, open-circuit output admittance.

3. Procedure. Inductance L_1 shall be resonated with a capacitor and the combination shall have a large impedance compared with h_{ie} at the test frequency. The capacitors C_1 and C_2 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. Voltmeters V_{be} and V_{ce} shall be high impedance voltmeters. Then:

$$h_{oe} = \frac{I_c}{V_{ce}}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents (see 3).

b. Test frequency (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3221

SMALL-SIGNAL, SHORT-CIRCUIT INPUT ADMITTANCE

1. Purpose. The purpose of this test is to measure the input admittance of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3221-1.



NOTE: The biasing circuit shown is for purposes of illustration only. Other stable biasing circuits may be used (see 4.3.4).

FIGURE 3221–1. Test circuit for small-signal, short-circuit input admittance.

3. Procedure. The capacitors C_1, C_2, and C_3 shall present short circuits at the test frequency in order to effectively couple and bypass the test signal. The inductance L shall be resonated with a capacitor and the combination shall have a large impedance compared with h_{ie} at the test frequency. R_L is optional and shall be a short-circuit compared with the output impedance of the device. V_g and V_{be} are measured on high-impedance ac voltmeters.

$$Then: \; h_{ie} = \frac{V_{be}}{I_b}$$

$$Thus: \; Y_{ie} = \frac{1}{h_{ie}}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency (see 3).

b. Test voltages and currents (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3231

SMALL-SIGNAL, SHORT-CIRCUIT OUTPUT ADMITTANCE

1. Purpose. The purpose of this test is to measure the output admittance of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3231-1.



FIGURE 3231–1. Test circuit for small-signal short-circuit output admittance.

3. Procedure. The capacitors C_1 and C_2 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. Resistor R_C is not zero but chosen for any convenient value.

Then: $$y_{oe} = \frac{I_c}{V_{ce}}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency (see 3).

b. Test voltages or currents (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3236

OPEN-CIRCUIT OUTPUT CAPACITANCE

1. Purpose. The purpose of this test is designed to measure the open-circuit output capacitance of the device under the specified conditions.

2. Test circuit. The circuit and procedure shown are for common base configuration. For other parameters the circuit and procedure should be changed accordingly. See figure 3236-1.



FIGURE 3236–1. Test circuit for open-circuit output capacitance.

3. Procedure. The bridge should have low dc resistance between its output terminals and should be capable of carrying the specified collector current without affecting the desired accuracy of measurement. The emitter should be open-circuited to ac and the frequency of measurement shall be as specified. Capacitor C should be sufficiently large to provide a short-circuit at the test frequency.

3.1 Measurement. The capacitance reading instrument is nulled with the circuitry connected, thereby eliminating errors due to the stray capacitances of the circuit wiring. The device to be measured is inserted into the test socket, is properly biased, and the output capacitance is measured.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages or currents (see 3).

b. Measurement frequency (see 3).

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3240.1

INPUT CAPACITANCE
(OUTPUT OPEN-CIRCUITED OR SHORT-CIRCUITED)

1. Purpose. The purpose of this test is to measure the shunt capacitance of the input terminals of the device under the specified conditions.

2. Test circuit. See figure 3240-1.



NOTE: For other configurations, the circuit may be modified in such a manner that it is capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

FIGURE 3240–1. Test circuit for input capacitance (output open-circuited or short-circuited).

3. Procedure. The bridge should have a low dc resistance between the input terminals and should be capable of carrying the required emitter current without effecting the desired accuracy of measurement. The specified voltages or voltage and current shall be applied to the terminals; an ac small-signal shall be applied to the input terminals. Switch SW shall be opened or closed depending upon whether the output is intended to be ac open-circuited or ac short-circuited. The input capacitance shall then be measured. The capacitance reading instrument is nulled with the circuitry connected, thereby eliminating errors due to stray capacitances and circuit wiring.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages or currents (see 3).

b. Test frequency (see 3).

c. Whether output is to be open-circuited or short-circuited.

This page intentionally left blank.

METHOD 3241

DIRECT INTERTERMINAL CAPACITANCE

1. Purpose. The purpose of this test is to measure the direct interterminal capacitance between specified terminals using specified electrical biases.

2. Apparatus. A direct capacitance bridge or resonance method may be used to determine the value of the direct interterminal capacitance.

3. Procedure. The direct interterminal capacitance may be determined by using method A or method B as follows.

3.1 Method A. The specified voltage shall be applied between specified terminals: an ac small-signal shall be applied to the terminals and the direct interterminal capacitance shall be measured. The lead capacitance beyond .5 inch (12.70 mm) from the body seat shall be effectively eliminated by suitable means such as test socket shielding. The abbreviations and symbols used are defined as follows:

C_{cb}(dir): Collector to base interterminal direct capacitance.

C_{eb}(dir): Emitter to base interterminal direct capacitance.

C_{ce}(dir): Collector to emitter interterminal direct capacitance.

3.2 Method B. A suitable resonance method can be utilized to measure the following two-terminal capacitances:

C_1: Capacitance between collector terminal and ground, with base and emitter terminals grounded.

C_2: Capacitance between the base terminal and ground, with collector and emitter terminals grounded.

C_3: Capacitance between the collector and base terminals strapped together and ground, with the emitter terminal grounded.

The direct interterminal capacitance can then be calculated from the following relationship:

$$C_{cb}(dir) = \frac{C_1 + C_2 - C_3}{2}$$

The direct interterminal capacitance for other configurations may be determined by suitable modifications of the above procedure. Such modifications shall be capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Terminal arrangement.

b. DC biasing conditions.

c. Test voltage or current.

d. Measurement frequency.

This page intentionally left blank.

METHOD 3246.1

NOISE FIGURE

1. Purpose. The purpose of this test is to measure the noise figure of the device under the specified conditions.

2. Apparatus. An average responding RMS calibrated indicator shall be used in addition to other suitable apparatus to measure the noise figure of the diode.

3. Procedure. The voltage and current specified in the applicable specification sheet shall be applied to the terminals, and the noise figure shall then be measured at the frequency specified in the applicable specification sheet (normally 1,000 Hz) with an input resistance of 1,000 A and as referred to a 1 Hz bandwidth.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test voltage or current.

   b. Test frequency.

   c. Load resistance.

This page intentionally left blank.

METHOD 3251.1

PULSE RESPONSE

1. Purpose. The purpose of this test is to measure the pulse response (t_d, t_r, t_s, and t_f) of the device under the specified conditions.

2. Test circuit. See figures 3251-1 and 3251-2.



FIGURE 3251–1. Test circuit for pulse response, test condition A.



FIGURE 3251–2. Test circuit for pulse response, test condition B.

3. Procedure. The pulse response of the device shall be measured using test condition A or B.

3.1 Test condition A. The device shall be operated in the common emitter configuration as shown on figure 3251-1 with the collector load resistance (R_C) and collector supply voltage (V_{CC}) specified. When measuring delay or rise time, $I_{B(0)}$ and $I_{B(1)}$ or $V_{BE(1)}$ shall be specified. When measuring storage or fall time, $I_{B(1)}$ or $V_{BE(1)}$ and $I_{B(2)}$ or $V_{BE(2)}$ shall be specified. The input transition and the collector voltage response detector shall have rise and response fall times such that doubling these responses will not affect the results greater than the precision of measurement. The current and voltages specified shall be constant. Stray capacitance of the circuit shall be sufficiently small so that doubling it does not affect the test results greater than the precision of measurement.

$I_{B(0)}$ = prior off state base current.

$V_{BE(0)}$ = prior off state base to emitter voltage.

$I_{B(1)}$ = on state base current.

$V_{BE(1)}$ = on state base to emitter voltage.

$I_{B(2)}$ = post off state base current.

$V_{BE(2)}$ = post off state base to emitter voltage.

3.2 Test condition B. The device shall be operated in the test circuit shown on figure 3251-2 (constant current drive) with the voltages and component values as specified. The pulse or square-wave generator and scope shall have rise and fall response times such that doubling these responses will not affect the results greater than the precision of measurement.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test condition (A or B).

b. Collector load resistance (R_C) and collector supply voltage (V_{CC}) for A.

c. Base resistance (R_B) collector load resistance (R_C), and collector supply voltage (V_{CC}) for B.

d. Test voltages or currents (see 3.).

METHOD 3255

LARGE-SIGNAL POWER GAIN

1. Purpose. The purpose of this test is to measure the ratio of ac output power to the ac input power (usually specified in dB) under specified large-signal conditions.

2. Test circuit. The test circuit shall be as specified in the applicable specification sheet.

3. Procedure. The procedure shall be as specified in the applicable specification sheet.

4. Summary. The following conditions shall be specified in the applicable specification sheet.

   a. Test voltages and currents.

   b. Test frequency (if other than 1,000 Hz).

   c. Test circuit.

This page intentionally left blank.

METHOD 3256

SMALL-SIGNAL POWER GAIN

1. Purpose. The purpose of this test is to measure the ratio of the ac output power to the ac input power under the specified conditions (usually specified in dB) for small-signal power gain.

2. Test circuit. See figure 3256–1.



NOTE: For other configurations, the circuit should be modified in such a manner that the circuit is capable of demonstrating device conformance to the applicable specification sheet.

FIGURE 3256–1. Test circuit for small-signal power gain.

3. Procedure. The specified voltage(s) and current(s) should be applied to the terminals; an ac small-signal should be applied to the input terminals of the specified circuit. The resistors R_1 and R_2 should have values larger than the h_{ie} of the device. The phase angle 1 between the input current and V_{be} shall be considered to be 0, if the specified test frequency is less than the extrapolated unity gain frequency (f_t) of the device.

Then, for common emitter:

$$P_{ge} = 10 \log \frac{P_{out}}{P_{in}}$$

$$Where, P_{in} = (V_{be})(i_b) \cos \theta$$

$$i_b = \frac{V_g - V_{be}}{R_g}$$

$$P_{out} = (i_c)^2 (R_L) \; or \; \frac{(V_L{}^2)}{R_L}$$

$$Thus, \; P_{ge} = 10 \log \frac{(i_c)^2 (R_L)}{(V_{be})\left(\frac{V_g - V_{be}}{R_g}\right)} \; or$$

$$10 \log \frac{\frac{V_L{}^2}{R_L}}{V_{be}\left(\frac{V_g - V_{be}}{R_g}\right)}$$

For other configurations, modifications to the procedure should be made in such a manner that it is capable of demonstrating device conformance to the applicable specification sheet.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test circuit.

   b. Test voltage(s) and current(s).

   c. Test frequency (if other than 1,000 Hz).

METHOD 3261.1

EXTRAPOLATED UNITY-GAIN FREQUENCY

1. Purpose. The purpose of this test is to determine the extrapolated unity-gain frequency (gain-bandwidth product) of the device under the specified conditions.

2. Test circuit. The test circuit employed in determining the extrapolated unity-gain frequency shall be that which is used for measuring the magnitude of the common emitter small-signal, short-circuit forward-current transfer ratio. (See test method 3306.)

3. Procedure. The magnitude of the common emitter short-circuit forward-current transfer ratio shall be determined at the specified frequency with the specified bias voltages and currents applied. The product of the specified signal frequency (f) and the measured common emitter small-signal, short-circuit forward-current transfer ratio (h_{fe}) is the extrapolated unity gain frequency (f_t).

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current and voltage.

b. Test frequency.

This page intentionally left blank.

METHOD 3266

REAL PART OF SMALL-SIGNAL, SHORT-CIRCUIT INPUT IMPEDANCE

1. Purpose. The purpose of this test is to measure the resistive component of the small-signal, short-circuit input impedance of the device under the specified conditions.

2. Test circuit. See figure 3266–1.



NOTE: The circuit shown is used for measuring the common emitter real part of the small-signal, short-circuit input impedance. For other device configurations, the above circuitry should be modified in such a manner that it is capable of demonstrating device conformance to the minimum requirements of the applicable specification sheet.

FIGURE 3266–1. Test circuit for real part of small-signal short-circuit input impedance.

3. Procedure. The voltage and current specified shall be applied to the terminals. An ac small-signal of the frequency specified shall be applied to the input terminals and the output terminals shall be ac short-circuited. The real part of the input impedance shall then be measured.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage and current.

b. Test frequency.

This page intentionally left blank.

METHOD 3301

SMALL-SIGNAL, SHORT-CIRCUIT, FORWARD-CURRENT TRANSFER RATIO
CUT OFF FREQUENCY

1. Purpose. The purpose of this test is to measure the forward-current transfer ratio cut off frequency under the specified conditions.

2. Test circuit. The circuit shown on figure 3301–1 and procedure in 3 are for common base configuration. For other parameters the circuit and procedure should be changed accordingly.



NOTE: Normal VHF circuit precautions should be taken. At frequencies higher than 10 MHz, the use of this circuit may lead to excessive errors. The biasing circuit shown is for the purposes of illustration only and any stable biasing circuit may be used.

FIGURE 3301–1. Test circuit for small-signal, short-circuit forward-current transfer ratio cutoff frequency.

3. Procedure. The voltages and currents shall be as specified. Resistors R_G and R_E shall be large to present open-circuits to h_{ib}. Resistor R_C shall be small to present a short-circuit to h_{ob}. Capacitors C_1, C_2, C_3, and C_4 shall present short-circuits at the test frequency to effectively couple and bypass the test signal.

a. The circuitry shall be frequency independent. This can be checked by removing the device from the circuit and shorting between emitter and collector with no bias voltages applied. Care should be taken to ensure that the generator has a sufficiently pure waveform and that the high-impedance voltmeter is adequately sensitive to enable the measurement to be made at a low enough signal level to avoid the introduction of harmonics by the device.

b. The generator is set to a frequency at least 30 times lower than the lowest cut off frequency limit and the low frequency h_{fb} is measured. The frequency is then increased until the magnitude of h_{fb} has fallen to $1/\sqrt{2}$ of its low frequency value. This is the cut off frequency.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents (see 3).

b. Parameter to be measured.

METHOD 3306.4

SMALL-SIGNAL, SHORT-CIRCUIT FORWARD-CURRENT TRANSFER RATIO

1. Purpose. The purpose of this test is to measure the forward-current transfer ratio under the specified conditions.

2. Test circuit. The circuit shown on figure 3306–1) and procedure in 3 are for common emitter configuration. For other parameters the circuit and procedure should be changed accordingly.



NOTE: The biasing circuit shown is for purpose of illustration only. Other stable biasing circuits may be used.

FIGURE 3306–1. Test circuit for small-signal, short-circuit forward-current transfer ratio.

3. Procedure. Capacitors C_1, C_2, and C_3 shall present short-circuits in order to effectively couple and bypass the test signal at the frequency of measurement. The value of R_B shall be sufficiently large to provide a constant current source. Resistor R_C shall be a short-circuit compared to the output impedance of the device. With the device removed from the circuit, a shorting link is placed between the base and collector and the output voltage of the signal generator is adjusted until a reading of one (in arbitrary units) is obtained on the high-impedance ac voltmeter, Vce· With the device in the circuit and biased as specified, the reading on voltmeter V_{CE} is now equal to the magnitude of (h_{fe}). (NOTE: Care must be taken to assure that the output signal is not clipped.)

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Measurement frequency.

b. Test voltages and currents.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3311

MAXIMUM FREQUENCY OF OSCILLATION

1. Purpose. The purpose of this test is to measure the maximum frequency of oscillation for the device under the specified conditions.

2. Test circuit. The circuit utilized for the maximum frequency of oscillation test shall be as specified in the applicable specification sheet.

3. Procedure. The voltage(s) and current(s) specified shall be applied to the device in the circuit specified, and the circuit resonant frequency shall be increased until oscillation ceases. The frequency at which oscillation ceases is the maximum frequency of oscillation.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test circuit.

   b. Test voltage(s) and current(s).

This page intentionally left blank.

METHOD 3320

RADIO FREQUENCY (RF) POWER OUTPUT, RF POWER GAIN, AND COLLECTOR EFFICIENCY

1. Test condition A.

1.1 Purpose. The purpose of this test is to measure the RF power output, RF power gain, and collector efficiency of a transistor under actual operating conditions in a specific RF amplifier test circuit. Test condition A shall be valid for devices operating at RF power levels greater than 10 dBm when tested in the frequency range between 10 MHz and 2 GHz.

1.2 Apparatus. All referenced equipment may be replaced by equivalents suitable for the frequency of test. The equipment setup shall be as shown on figures 3320-1 and 3320-2.

1.3 Procedure. The test fixture shall be disconnected and directional couplers number 1 and number 2 shall be directly connected using a minimum number of connectors. The RF switch shall be set to the output position C and the frequency and RF power source adjusted to the specific conditions by monitoring the frequency counter and RF power meter respectively. The RF switch shall be set to position A and the variable attenuator adjusted to obtain the identical reading as power out in position C. The test fixture shall be reconnected with the DUT inserted and the dc power supply adjusted to the specified voltage. The circuit output tuning shall be adjusted for maximum power gain and circuit input tuning for minimum reflected power. (The RF switch shall be alternated between power in, reflected power, and power out while tuning and this procedure shall be repeated as many times as necessary to obtain minimum reflected power and maximum power out.) The power in level shall be checked before taking the final measurement. If input reflected power calibration is required, the above procedure shall be repeated with directional coupler number 1 reversed and switch position A changed to switch position B.

NOTE: Minimum reflected power is defined as minimum reading obtained with switch in position 'B' and maintaining power in.

1.3.1 Measurements.

1.3.1.1 Power output. Power output (P_{out}) is measured by adjusting the RF power source to obtain the specified forward input power and reading the output power in watts.

1.3.1.2 Power input. Power input (P_{in}) is measured by adjusting the RF power source to obtain the specified forward output power and reading the input power in watts.

1.3.1.3 Power gain. Power gain (G_p) is measured by adjusting the RF power source to the value of P_{in} which produces the specified P_{out}. P_{in} and P_{out} shall be observed and the gain (in dB) determined as follows:

$$G_P = 10 \log \frac{P_{out}}{P_{in}}$$

1.3.1.4 Collector efficiency. Collector efficiency (η) is measured by adjusting the RF source to the specified P_{in} (or P_{out}) and reading P_{out}. The collector efficiency shall be computed as follows:

$$\eta(\%) = \frac{P_{out}(W)}{P_{in}(W)} X\ 100 = \frac{P_{out}(W)}{I_C\ X\ V_{CC}} X\ 100$$

Where: I_C = collector current

V_{CC} = collector supply voltage



FIGURE 3320–1. Test equipment setup.



NOTE 1: Test fixture is the circuit as described in the applicable specification sheet (circuit layout and components quality are critical).

NOTE 2. RF power source shall be a unit capable of generating desired power level at desired frequency with a harmonic and spurious content ≥ 20 dB below operating frequency level of 100 MHz to 1 GHz.

NOTE 3: The RF isolator shall be a device (e.g., pad, circulator) capable of establishing ≥ 20 dB of isolation between RF power source and test fixture. (A resistive attenuator shall be used for out-of-band isolation.)

NOTE 4: Variable attenuators (or fixed, if calibrated): Attenuators are set so that the actual power into and out of test fixture are known. Attenuation on directional coupler number 2 shall be calibrated against a known working standard either by means of a calibration chart or suitable adjustment if variable. Attenuation at position A of directional coupler number 1 shall be calibrated or adjusted so that actual power at test fixture is known. Attenuation at position B shall be adjusted to establish sensitivity needed to measure reflected power (normally 10 dB less than the attenuation at position A).

NOTE 5: RF switch may be eliminated if additional power meters are used.

NOTE 6: More than one directional coupler may be used in place of coupler number 1. If more than one coupler is used, the power in and reflected power position may be interchanged.

NOTE 7: The directional couplers shall have a minimum directivity of 30 dB and a nominal 20 dB coupling attenuation except where test level sensitivities require 10 dB or less attenuation.

NOTE 9: The dc power supply shall be RF decoupled at the test fixture. Voltmeter readings shall be sensed at test fixture, not at power supply.

NOTE 10: Coupler number 2 and 50 Ω load may be replaced by coaxial fixed attenuators (Narda) and a power meter (HP 432A). Power meter may be separate or connected to the one shown on the other side through port C of the RF switch (see figure 3320-2).

NOTE 11: If harmonic or subharmonic contents less than 20 dB down from the desired signal are present and could influence the measured output power, a suitable filter (low pass, band pass, or high pass) shall be employed between the attenuator(s) and power meter used for output power measurement.

FIGURE 3320–2. Alternate test equipment setup.

1.4 Summary for condition A. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (and current, if applicable).

b. Test frequency.

c. Power input (or output).

d. Test circuit with critical parts and layout specified.

e. Parameter to be measured.

2. Test condition B.

2.1 Purpose. The purpose of this test is to measure the RF power output, RF power gain, and collector efficiency of a transistor under actual operating conditions in a specific RF amplifier test circuit. Test condition B shall be valid for devices operating at RF power levels greater than 0 dBm when tested in the frequency range between 100 MHz and 10 GHz.

2.2. Apparatus. All referenced equipment may be replaced by equipment of equal or superior capability. A typical equipment setup is as follows (see figures 3320-3, 3320-4, and 3320-5). All components shall be suitable for the frequency range of measurement.



FIGURE 3320–3. RF test setup.



FIGURE 3320–4. Alternate output setup.



NOTE: The unswitched port automatically terminates the alternate coupler port in 50 Ω when using the coax switch specified in the equipment list.

NOTE 1: The test fixture referred to in this test method is the circuit which is described in the applicable specification sheet (circuit layout and component quality are critical).

NOTE 2: The RF power source shall be a unit capable of generating desired power levels at the frequency of interest. All harmonics and spurious content shall be at least 26 dB below the output level. When necessary, a suitable filter (low pass or band pass) should be used between the RF source and the isolator to reduce the second harmonic. A similar filter should be used in the output circuit between the coupler and the power meter unless the harmonic levels of the DUT are less than 26 dB below the measurement level. If the filter is to be used, its insertion loss should be calibrated and accounted for at the measurement frequency.

NOTE 3. Coupler number 2 and the 50 Ω load may be replaced by a coaxial fixed attenuator and a power meter (see figure 3320-4). If employed, the output low pass filter should be placed between the attenuator and power meter.

NOTE 4: The two power meters connected to coupler number 1 may be replaced by one power meter and a good quality coaxial transfer switch. (The use of such switches is discouraged at frequencies above 4 GHz unless precautions are taken to account for RF losses (see figure 3320-5). These switches are designed for use in 50 systems. The unswitched port is automatically terminated internally with 50 Ω and loads the alternate coupler port.

NOTE 5: The RF isolator shall be a device (e.g., pad, circulator) capable of establishing ≥ 20 dB of isolation between RF power source and test fixture.

NOTE 6: The directional couplers shall have a minimum directivity of 30 dB and a nominal 20 dB coupling attenuation except where test level sensitivities require 10 dB or less attenuation. (Greater accuracy results from using the highest coupling possible, consistent with the measurement.)

FIGURE 3320–5. Alternate input setup.

NOTE 7: The dc power supply shall be RF decoupled at the test fixture.

NOTE 8: Voltmeter readings shall be sensed at the test fixture, not at power supply.

NOTE 9: A calibrated wavemeter may be used in lieu of the frequency counter specified on figure 3320-3.

FIGURE 3320–5. Alternate input setup – Continued.

2.3 Equipment list. (All referenced equipment may be replaced by equipment of equal or superior quality.)

Equipment	Manufacturer	Model
CW source	As desired	1/
Isolator	Addington Labs	1/
Dual directional coupler	NARDA	3022
Variable attenuator	Merrimac	Au-25A5
Average power meter	Hewlett-Packard	432 A
Coax switch	Hewlett-Packard	33311 B/C
Fixed attenuator	NARDA	766-20
L.P. filter	Microlab FXR	1/
Power supply	Hewlett-Packard	6296 A
RF test fixture	(See applicable specification sheet)	
Voltmeter	Meter-mod Instruments	420 R
Ammeter	Meter-mod Instruments	420 R

2.4 Test procedure.

2.4.1 RF setup calibration procedure.

a. With the RF test setup as on figure 3320-3 and with the test fixture removed, hook up the output of coupler number 1 to the input of coupler number 2 (attenuation of directional coupler number 2 shall be calibrated against a known working standard either by means of calibration chart or suitable adjustment if variable).

b. Set the frequency of the source as indicated by the readout of the frequency counter or a dip in the power level when using an in-line wavemeter.

c. Adjust the variable attenuator on the source by decreasing the attenuator until the desired power level is observed on the output power meter (apply correction factor if necessary to correct for coupler number 2 or output attenuator error).

d. Observe the input power meter, and adjust the attenuator associated with this meter until it reads the same power output as the output power meter in. (If using the alternate input setup on figure 3320-5, calibrate with coaxial switch in the forward position.)

e. Disconnect the output coupler and power meter from the circuit so that the output of coupler number 1 is open-circuited. Adjust the attenuator associated with the reflected power meter until it reads the same as the forward meter. With a calibrated short on the input of the coupler, observe the difference in reflected power between an open-circuit condition and a short. Adjust the reflected power variable attenuator for an average between the open and short-circuit readings. (If using the alternate input setup on figure 3320-5, the reflected power port is automatically calibrated when the forward power is calibrated if both ports of the coupler are balanced.)

NOTE Model depends on frequency of test: See manufacturer's catalog for correct model number.

f. Increase the input attenuator until power output is zero (calibration completed).

g. If multiple frequency testing is required repeat through 1f for each frequency, noting the variable attenuator and power source settings for each specified frequency. All equipment must be returned to the noted settings during test at each specified frequency point.

2.4.2 RF testing.

a. Make certain the dc power supply is off.

b. With the RF test setup on figure 3320-3 or with alternate circuits of figures 3320-4 and 3320-5, and with the test fixture in place, clamp a device in the test fixture.

c. Switch on the dc power supply. Precautions should be observed to prevent voltages exceeding the specified test level.

d. Adjust the attenuator at the source until the input power reads the appropriate power.

e. Observe the output power, reflected power, and collector current (record, if necessary).

f. Increase the attenuator at the source until the input power reads zero.

g. Repeat through as required, with the previously noted power source and attenuator settings, if other test frequencies are required.

h. Switch off the dc power supply.

i. Remove the device from the test fixture.

2.5 Data required (measurements).

a. Power output (P_{out}) is measured by adjusting the RF power source as outlined in to obtain the specified forward input power and reading the output power in watts.

b. Power input (P_{in}) is measured by adjusting the RF power source to obtain the specified forward output power and reading the input power in watts.

c. Power gain (Gp) is calculated from the measured RF data. P_{in} and P_{out} shall be observed and the gain (in dB) determined as follows:

$$G_p = 10 \log \frac{P_{out}}{P_{in}}$$

d. Collector efficiency (η) is calculated from the measured RF and dc data. The collector efficiency shall be computed as follows:

$$\eta\,(\%) = \frac{P_{out}\,(W)}{P_{in}\,(dc\text{ - }w)}\ X\ 100 = \frac{P_{out}\,(W)}{I_C\ X\ V_{CC}}\ X\ 100$$

Where:

I_C = Collector current

V_{CC} = Collector supply voltage

e. Reflected power may be observed directly from the power meter if the setup is calibrated as specified in . Even though reflected power may not be part of the RF specifications, it is included here because it is an indication as to how much of the input is actually reaching the device. Good practice dictates that, where possible, the external circuit should be adjusted from minimum reflected power.

2.6 Summary for condition B. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (and current if applicable).

b. Test frequency.

c. Power input or power output.

d. Test circuit with critical parts and layout specified.

e. Parameter(s) to be measured.

f. Parameter(s) to be calculated.

g. RF test fixture.

METHOD 3401.1

BREAKDOWN VOLTAGE, GATE-TO-SOURCE

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the field effect transistor or IGBT under the specified conditions is greater than the specified minimum limit. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3401-1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 3401–1. Test circuit for breakdown voltage, gate-to-source.

3. Procedure. The resistor R_1 is a current-limiting resistor and should be of sufficiently high resistance to avoid excessive current flowing through the device and current meter. The voltage shall be gradually increased, with the specified bias condition (condition A, B, C, or D) applied, from zero until either the minimum limit for $V_{(BR)GSX}$ or the specified test current is reached.(See Note) The device is acceptable if the minimum limit for $V_{(BR)GSX}$ is reached before the test current reaches the specified value. If the specified test current is reached first, the device shall be considered a failure.

NOTE: $V_{(BR)GSX}$: Breakdown voltage, gate-to-source, with the specified bias condition applied from drain-to-source.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. Bias condition:

A. Drain-to-source: Reverse bias (specify bias voltage).

B. Drain-to-source: Resistance return (specify resistance of R_2).

C. Drain- to-source: Short-circuit.

D. Drain-to-source: Open-circuit.

This page intentionally left blank.

METHOD 3402

MOSFET GATE EQUIVALENT SERIES RESISTANCE

1. Purpose. The purpose of this test is to determine the Gate Equivalent Series Resistance (ESR) of MOSFET devices. This can be done in two ways, using either manual test circuit or LCR test equipment. This test method provides a mean to ensure switching consistency of power MOSFET. ESR combined with gate charge measurements provide an alternative to high-current high-speed measurements where device fast switching characteristics are over-masked by test circuit stray elements.

1.1 Background. High-speed switching measurements of power semiconductor devices are sensitive and dependent to the stray elements (capacitive, inductive and resistive impedances) of the test circuit. As a result, switching data of identical devices have difficult time reaching reasonable agreement. The ESR by design directly relates to die gate processing such as polysilicon doping level, metallization, contact resistance, all of which affect high-speed performance. Since big process variation usually results in an ESR increase in significant magnitude, the ESR test method provide an alternative for the industry to reach agreement on high speed switching measurements.

2. Definitions. The following symbols and terminology shall apply for the purpose of this test method:

a. R_g Gate equivalent series resistance (ESR).

b. f Test frequency.

c. C_g Effective gate capacitance.

d. C_{iss} Input capacitance (small-signal common-source, short-circuit).

e. L Test circuit inductance.

3. Condition A. This is the test in which a LCR Meter is used with the C_{iss} test circuit. The test frequency is fixed at 1 MHz and the Rg & Cg of MOSFET device-under-test are calculated by the impedance analyzer.

3.1 The apparatus required for this test condition shall include the following, configured as shown on figure 3402-1, as applicable to the specified test procedure:

a. C_{iss} Test Circuit, as shown in Figure 3402-1. Capacitors C1 and C2 present short circuits at the test frequency; L1 and L2 present high ac impedance at test frequency for isolation; Bridge has low dc resistance between its output terminals and capable of carrying test current without affecting the desired accuracy of measurement.

b. A LCR Meter capable to supply the sine wave signal with magnitude up to 1 Volt and frequency of MHz (1MHZ typical) and to measure series resistance and series capacitance.



FIGURE 3402–1. Gate ESR testing setup for MOSFETs – Condition B.

3.2 Procedure. The test begins with applying 1MHZ sine wave voltage of less than 1V and measuring stray capacitances of test circuit and socket in both Drain and Source OPEN mode as well as SHORT mode (short Drain and Source contacts prior to this measurement). Insert MOSFET device-under-test and record R_S (C_S optional) measurements.

3.3 Summary. The following conditions & limit shall be specified in detail specification for Condition A:

a. Test frequency (in MHz), typical 1MHz.

b. Gate ESR, as R_S from LCR meter (in Ohms).

c. Effective gate capacitance, as C_S from LCR meter (picofarad), optional.

4. Condition B. This is the test in which an external inductor is added in series with Rg & Cg of MOSFET device-under-test. The test frequency is then adjusted to get capacitive and inductive impedances cancelled out and thus pure resistance Rg can be measured.



FIGURE 3402–2. Gate ESR testing setup for MOSFETs – condition A.

4.1 Apparatus. The apparatus required for this test condition shall include the following, configured as shown on figure 3402-2, as applicable to the specified test procedure:

a. Gate ESR Test Circuit, as shown in Figure 3402-2.

b. A function generator source capable to supply the sine wave signal with magnitude up to 1 Volt and frequency of MHz (1MHZ typical).

c. Current Probe capable of high-frequency measurements.

d. Oscilloscope capable of high-frequency measurements.

4.2 Procedure. The test begins with applying 1 MHz sine wave voltage of less than 1 Volt. V_1 voltage is monitored not to exceed the rated VGS (typical ±20V). Adjust the test frequency until the source output voltage V_2 waveform and source output current I waveform are in phase. The MOSFET Gate ESR measurement can then be calculated from below formula:

$$R_g = \frac{V_2}{I}$$

4.3 Notes.

a. The effective Gate Capacitance can also be calculated with below formula:

$$C_g = \frac{1}{(2\pi f)^2 \times L}$$

b. The inductor in the circuit is normally 50 µH in value; however, if the gate resistance (or capacitance) is very high then the proper inductor value can be estimated with below formula:

$$L = \frac{1}{2 \times (2\pi 10^6)^2 \times C_{iss}}$$

4.4 Summary. The following conditions and limit shall be specified in detail specification for condition A:

a. Test frequency (in MHz), about 1MHz.

b. Series inductor value (in micro-Henry), if not 50 µH.

c. Gate ESR (in Ohms).

d. Effective gate capacitance (picofarad), optional.

5. General note.

a. Even though the Gate ESR together with Gate Charges helps better representing MOSFET in high speed applications and circuit simulations, the lumped R_g and effective C_g presentation does have its limitation. Some power MOSFET die in latest technology do not have symmetrical or uniform connecting conductances from Gate and Source terminations to each individual cell or stripe structures. The switching responses from the lumped R_g and effective C_g model may not be true responses. The correct series resistor and parallel capacitor model in these cases suggests a somewhat test frequency dependence in lumped R_g measurement.

b. Because of DC Bias and AC Bias Dependencies of Cg, the DC voltage induced from AC Bias applying through LRC Series Resonant Circuitry would cause Cg to be changed. The measured Rg with Condition B at resonant frequency thus somewhat dependent of input signal.

Series Resonant Frequency: $W_O = \frac{1}{\sqrt{L C_g}}$

Series Resonant Characteristic Impedance: $Z_O = \sqrt{\frac{L}{C}}$

METHOD 3403.1

GATE-TO-SOURCE VOLTAGE OR CURRENT

1. Purpose. The purpose of this test is to measure the gate-to-source voltage or current of the field effect transistor or IGBT under the specified conditions. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3403-1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 3403–1. Test circuit for breakdown voltage, gate-to-source.

3. Procedure. The voltage source and bias source shall be adjusted to bring V_{DS} and I_D to their specified values. The voltage V_{GS} or current I_G may then be read.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents (see 3).

b. Parameter to be measured.

This page intentionally left blank.

METHOD 3404

MOSFET THRESHOLD VOLTAGE

1. Purpose. The purpose of this test establishes the means for measuring MOSFET threshold voltage. This method applies to both enhancement-mode and depletion-mode MOSFETs, and for both silicon-on-sapphire and bulk-silicon MOSFETs. It is for use primarily in evaluating the response of MOSFETs to ionizing radiation, and for this reason the test differs from conventional methods for measuring threshold voltage.

1.1 Definition.

MOSFET threshold voltage, $V_{GS(TH)}$: The gate-to-source voltage at which the drain current is reduced to the leakage current, as determined by this test method.

2. Apparatus. The apparatus shall consist of a suitable ammeter, voltmeters, and voltage sources. The apparatus may be manually adjusted or, alternatively, may be digitally programmed or controlled by a computer. Such alternative arrangements shall be capable of the same accuracy as specified below for manually adjusted apparatus.

2.1 Ammeter (A_1). The ammeter shall be capable of measuring current in the range specified with a full scale accuracy of ±0.5 percent or better.

2.2 Voltmeters (V_1 and V_2). The voltmeters shall have an input impedance of 10 mΩ or greater and have a capability of measuring 0 V to 20 V with a full scale accuracy of ±0.5 percent or better.

2.3 Voltage sources (V_{GS} and V_{DS}). The voltage sources shall be adjustable over a nominal range of 0 V to 20 V, have a capability of supplying output currents at least equal to the maximum rated drain current of the device to be tested, and have noise and ripple outputs less than 0.5 percent of the output voltage.

3. Procedure.

WARNING: The absolute maximum values of power dissipation, drain-to-source voltage, drain current, or gate-to-source voltage specified is either the applicable acquisition document or the manufacturer's specifications shall not be exceeded under any circumstances.

3.1 N-channel devices.

3.1.1 Test circuit for n-channel devices. The test circuit shown on figure 3404-1 shall be assembled and the apparatus turned on. With the voltage sources V_{DS} and V_{GS} set to 0 volts, the MOSFET to be tested shall be inserted into the test circuit. The gate-to-source polarity switch shall be set to the appropriate position, and voltage source V_{GS} shall be set 1.0 V negative with respect to the anticipated value of threshold voltage $V_{GS(TH)}$. Voltage source V_{DS} shall be adjusted until voltmeter V_2 indicates the specified drain-to-source voltage V_{DS}. The current I_D, indicated by ammeter A_1, and the gate-to-source voltage V_{GS}, indicated by voltmeter V_1, shall be measured and recorded.

3.1.2 Measurement for n-channel devices. The measurement shall be repeated at gate-to-source voltages which are successively 0.25 volts more positive until either the maximum gate-to-source voltage or maximum drain current is reached. If the gate-to-source voltage reaches 0 volts before either of these limits has been reached, the gate-to-source polarity switch shall be changed as necessary and measurements shall continue to be made at gate-to-source voltages which are successively 0.25 volts more positive until one of these limits has been reached.

3.2 P-channel devices.

3.2.1 Test circuit for p-channel devices. The test circuit shown on figure 3404-2 shall be assembled and the apparatus turned on. With the voltage sources V_{GS} and V_{DS} set to 0 volts, the MOSFET to be tested shall be inserted into the test circuit. The gate-to-source polarity switch shall be set to the appropriate position, and voltage source V_{GS} shall be set 1.0 V positive with respect to the anticipated value of threshold voltage $V_{GS(TH)}$. Voltage source V_{DS} shall be adjusted until voltmeter V_2 indicates the specified drain-to-source voltage V_{DS}. The current I_D, indicated by ammeter A_1, and the gate-to-source voltage V_{GS}, indicated by voltmeter V_1, shall be measured and recorded.

3.2.2 Measurement for p-channel devices. The measurement shall be repeated at gate-to-source voltages are successively 0.25 volts more negative until either the maximum gate-to-source voltage or maximum drain current is reached. If the gate-to-source voltage reaches 0 volts before either of these limits has been reached, the gate-to-source polarity switch shall be changed as necessary and measurements shall continue to be made at gate-to-source voltages which are successfully 0.25 volts more negative until one of these limits has been reached.

3.3 Leakage current measurement. Using method 3415, the leakage current shall be measured.

3.3.1 Drain-to-source voltage. The drain-to-source voltage shall be as specified in 4.b.

3.3.2 Gate-to-source voltage. The gate-to-source voltage shall be five volts different from the anticipated threshold voltage in the direction of reduced drain current.

3.3.4 Gate-to-source voltage graph. The gate-to-source voltage, V_{GS}, shall be plotted versus the square-root of the drain current minus the leakage current, $\sqrt{I_D - I_L}$. At the point of maximum slope, a straight line shall be extrapolated downward. The threshold voltage ($V_{GS(TH)}$) is the intersection of this line with the gate-to-source voltage axis. Examples are shown on figure 3404-3.

3.5 Report. As a minimum, the report shall include the device identification, the test date, the test operator, the test temperature, the drain-to-source voltage, the range of gate-to-source voltage, the leakage current, and the threshold voltage.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test temperature. Unless otherwise specified, the test shall be performed at ambient.

b. Drain-to-source voltage.

c. Maximum drain current.

d. Range of gate-to-source voltage.



NOTE: Gate-to-source polarity switch set at:
A for enhancement mode.
B for depletion mode.

FIGURE 3404–1. Test circuit for n-channel MOSFETs.



NOTE: Gate-to-source polarity switch set at:
A for enhancement mode.
B for depletion mode.

FIGURE 3404–2. Test circuit for p-channel MOSFETs.



FIGURE 3404–3. Examples of curves.

This page intentionally left blank.

METHOD 3405.1

DRAIN-TO-SOURCE ON-STATE VOLTAGE

1. Purpose. The purpose of this test is to measure the drain-to-source voltage of the field-effect transistor or IGBT at the specified value of drain current. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3405-1.



FIGURE 3405–1. Test circuit for drain-to-source on-state voltage.

3. Procedure. The specified bias condition shall be applied between the gate and source and the voltage source shall be adjusted to bring I_D to the specified value. The voltage V_{DS} may then be read.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. Gate-to-source bias condition:

(1) Voltage-biased (specify bias voltage and polarity).

(2) Short-circuited.

This page intentionally left blank.

METHOD 3407.1

BREAKDOWN VOLTAGE, DRAIN-TO-SOURCE

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the field effect transistor or IGBT under the specified conditions is greater than the specified minimum limit. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3407–1.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 3407–1. Test circuit for breakdown voltage, drain-to-source.

3. Procedure. The resistor R_1 is a current-limiting resistor and should be of sufficiently high resistance to avoid excessive current flowing through the device and current meter. The voltage shall be gradually increased from zero, with the specified bias condition (condition A, B, C, or D) applied, until either the minimum limit for $V_{(BR)DSX}$ 1/ or the specified test current is reached (see 1/). The device is acceptable if the minimum limit for $V_{(BR)DSX}$ is reached before the test current reaches the specified value. If the specified test current is reached first, the device shall be considered a failure.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. Bias condition:

A: Gate-to-source: Reverse bias. (Specify bias voltage.)

B: Gate-to-source: Resistance return. (Specify resistance of R_2.)

C: Gate-to-source: Short-circuit.

D: Gate-to-source: Open-circuit.

1/ $V_{(BR)DSX}$: Breakdown voltage, drain-to-source, with the specified bias condition applied from gate-to-source.

This page intentionally left blank.

METHOD 3411.1

GATE REVERSE CURRENT

1. Purpose. The purpose of this test is to measure the gate reverse current of the field effect transistor or IGBT under the specified conditions. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3411–1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the volt meter readings shall be corrected for the drop across the ammeter.

FIGURE 3411–1. Test circuit for gate reverse current.

3. Procedure. The specified dc voltage shall be applied between the gate and the source with the specified bias condition (condition A, B, C, or D) applied to the drain. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3.).

b. Test temperature if other than +25°C ±3°C ambient (see 3).

c. Bias condition:

A: Drain-to-source: Reverse bias. (Specify bias voltage.)

B: Drain-to-source: Resistance return. (Specify resistance of R_2.)

C: Drain-to-source: Short-circuit.

D: Drain-to-source: Open-circuit.

This page intentionally left blank.

METHOD 3413.1

DRAIN CURRENT

1. Purpose. The purpose of this test is to measure the drain current of the field effect transistor or IGBT under the specified conditions. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3413-1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the volt meter readings shall be corrected for the drop across the ammeter.

FIGURE 3413–1. Test circuit for drain current.

3. Procedure. The specified voltage shall be applied between the drain and source with the specified bias condition (condition A, B, C, or D) applied to the gate. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3).

b. Test temperature if other than +25°C ±3°C ambient (see 3).

c. Parameter to be measured.

d. Bias condition:

A: Gate-to-source: Reverse bias. (Specify bias voltage.)

B: Gate-to-source: Forward bias. (Specify bias voltage.)

C: Gate-to-source: Short-circuit.

D: Gate-to-source: Open-circuit.

This page intentionally left blank.

METHOD 3415.1

DRAIN REVERSE CURRENT

1. Purpose. The purpose of this test is to measure the drain reverse current of the field effect transistor or IGBT under the specified conditions. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3415–1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the volt meter readings shall be corrected for the drop across the ammeter.

FIGURE 3415–1. Test circuit for drain reverse current.

3. Procedure. The specified dc voltage shall be applied between the drain and the gate. The measurement of current shall be made at the specified ambient or case temperature.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltage (see 3).

b. Test temperature if other than +25°C ±3°C ambient (see 3).

This page intentionally left blank.

METHOD 3421.1

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

1. Purpose. The purpose of this test is to measure the resistance between the drain and source of the field effect transistor or IGBT under the specified static condition. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test circuit. See figure 3421–1.



FIGURE 3421–1. Test circuit for static drain-to-source on-state resistance.

3. Procedure. The specified bias condition shall be applied between the gate and source and the voltage source shall be adjusted so that the specified current is achieved. The drain-to-source voltage shall then be measured.

$$Then: \; r_{DS(on)} = \frac{V_{DS}}{I_D}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test currents.

b. Gate-to-source bias condition:

A: Voltage-biased (specify bias voltage and polarity).

B: Short-circuited.

This page intentionally left blank.

METHOD 3423

SMALL-SIGNAL, DRAIN-TO-SOURCE ON-STATE RESISTANCE

1. Purpose. The purpose of this test is to measure the resistance between the drain and source of the field effect transistor under the specified small-signal conditions.

2. Test circuit. See figure 3423–1.



NOTE: The ac voltmeter shall have an input impedance high enough that halving it does not change the measured value within the required accuracy of the measurement.

FIGURE 3423–1. Test circuit for small-signal, drain-to-source on-state resistance.

3. Procedure. The specified bias condition shall be applied between the gate and the source and an ac sinusoidal signal current, I_d, of the specified RMS value shall be applied.

$$Then: \; r_{ds(on)} = \frac{V_{ds}}{I_d}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3.).

b. Test frequency.

c. Gate-to-source bias condition:

A: Voltage-biased (specify bias voltage and polarity).

B: Short-circuited.

This page intentionally left blank.

METHOD 3431

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, INPUT CAPACITANCE

1. Purpose. The purpose of this test is to measure the input capacitance of the field effect transistor under the specified small-signal conditions.

2. Test circuit. The circuit and procedure shown on figure 3431-1 are for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly.



FIGURE 3431–1. Test circuit for small-signal, common-source, short-circuit, input capacitance.

3. Procedure. The capacitors C_1 and C_2 shall present short-circuits at the test frequency. L_1 and L_2 shall present a high ac impedance at the test frequency for isolation. The bridge shall have low dc resistance between its output terminals and should be capable of carrying the test current without affecting the desired accuracy of measurement.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents.

b. Measurement frequency.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3433

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, REVERSE TRANSFER CAPACITANCE

1. Purpose. The purpose of this test is to measure the reverse transfer capacitance of the field effect transistor under the specified conditions.

2. Test circuit. The circuit and procedure shown on figure 3433–1 are for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly. Terminal 2 of bridge shall be the terminal with an ac potential closest to the ac potential of the guard terminal so as to provide an effective short-circuit of the input.



NOTE: The dotted connection between the case and ground shall be used for devices in which the case is not internally electrically connected to any element. If the case is internally electrically connected to any element, the dotted connection shall not be used.

FIGURE 3433–1. Test circuit for small-signal, common-source, short-circuit, reverse transfer capacitance.

3. Procedure. The capacitor C_1 shall present a short-circuit at the test frequency. L_1 and L_2 shall present a high ac impedance at the test frequency for isolation. The bridge shall have low dc resistance between its output terminals and should be capable of carrying the test current without affecting the desired accuracy of measurement.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test voltages and currents.

b. Measurement frequency.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3453

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, OUTPUT ADMITTANCE

1. Purpose. The purpose of this test is to measure the output admittance of the field-effect transistor under the specified small-signal conditions.

2. Test circuit. The circuit and procedure are shown on figure 3453–1 for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly.



FIGURE 3453–1. Test circuit for small-signal, common-source, short-circuit, output admittance.

3. Procedure. The capacitors C_1, C_2, and C_3 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. R_1 and R_L shall be short-circuits compared with the output impedance of the device. After setting the specified dc conditions, the V_{DS} meter shall be disconnected from the circuit while measuring e_1 and e_2. The voltages e_1 and e_2 shall be measured with high-impedance ac voltmeters.

$$\textit{Then:}\quad y_{os} = \frac{I_d}{e_1 - e_2} \quad \textit{Where:}\quad I_d = \frac{e_2}{R_L} \quad \textit{Thus:}\quad y_{os} = \frac{\frac{e_2}{R_L}}{e_1 - e_2}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency.

b. Test voltages and currents.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3455

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, FORWARD TRANSADMITTANCE

1. Purpose. The purpose of the test is to measure the forward transadmittance of the field effect transistor under the specified small-signal conditions.

2. Test circuit. The circuit and procedure shown on figure 3455-1 are for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly.



FIGURE 3455–1. Test circuit for small-signal, common-source, short-circuit, forward transadmittance.

3. Procedure. The capacitors C_1, C_2, C_3, and C_4 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. R_1 shall be a short-circuit compared with the input impedance of the device. R_L shall be a short circuit compared with the output impedance of the device. The voltages e_1 and e_2 shall be measured with high-impedance ac voltmeters.

$$\textit{Then:}\quad y_{fs} = \frac{I_d}{e_1} \quad \textit{Where:}\quad I_d = \frac{e_2}{R_L} \quad \textit{Thus:}\quad y_{fs} = \frac{\frac{e_2}{R_L}}{e_1} = \frac{e_2}{e_1 \bullet R_L}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency.

b. Test voltages and currents.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3457

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, REVERSE TRANSFER ADMITTANCE

1. Purpose. The purpose of the test is to measure the reverse transfer admittance under the specified small-signal conditions.

2. Test circuit. The circuit and procedure shown on figure 3457-1 are for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly.



FIGURE 3457–1. Test circuit for small-signal, common-source, short-circuit, reverse transfer admittance.

3. Procedure. The capacitors C_1, C_2, C_3, and C_4 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. R_1 shall be impedance matched to the generator. R_L shall be a short-circuit compared with the input impedance of the device. The RMS voltages e_1 and e_2 shall be measured with high-impedance ac voltmeters.

V_{DS} shall be adjusted to the specified value, then the gate voltage supply shall be adjusted so that V_{GS} or I_D equals the specified value, and the voltages e_1 and e_2 shall be measured.

$$\textit{Then:}\quad y_{rs} = \frac{I_g}{e_1} \qquad \textit{Where:}\quad I_g = \frac{e_2}{R_L}$$

$$\textit{Thus:}\quad y_{rs} = \frac{\frac{e_2}{R_L}}{e_1} \quad \textit{or} \quad y_{rs} = \frac{e_2}{e_1 R_L}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test frequency.

b. Test voltages and currents.

c. Parameter to be measured.

This page intentionally left blank.

METHOD 3459

PULSE RESPONSE FIELD-EFFECT TRANSISTOR (FET)

1. Purpose. The purpose of this test is to measure the pulse response ($t_{d(on)}$, t_r, $t_{d(off)}$, and t_f) of the field effect transistor under the specified conditions.

2. Test circuit. The test circuit shall be as shown in the applicable specification sheet.

3. Procedure. The FET shall be tested in the specified circuit. $V_{in(on)}$, $V_{in(off)}$, pulse generator impedance, all circuit components, and supply voltages shall be as specified in figure 3459-1.



FIGURE 3459–1. Pulse characteristics.

Pulse characteristics are defined on figure 3459-1. The rise time, fall time, duty cycle or pulse repetition rate, and pulse width of the input waveform, together with the input resistance, capacitance, and response time of the response detector shall all be such that halving or doubling these parameters will not affect the results of the measurement greater than the precision of measurement.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Input pulse levels $V_{in(on)}$ and $V_{in(off)}$.

b. Output impedance of pulse generator.

c. Circuit with all components.

d. All supply voltages.

e. Parameters to be measured.

This page intentionally left blank.

METHOD 3461

SMALL-SIGNAL, COMMON-SOURCE, SHORT-CIRCUIT, INPUT ADMITTANCE

1. Purpose. The purpose of this test is to measure the input admittance of the field-effect transistor under the specified small-signal conditions.

2. Test circuit. The circuit and procedure shown on figure 3461-1 are for common-source configuration. For other configurations, the circuit and procedure should be changed accordingly.



FIGURE 3461–1. Test circuit for small-signal, common-source, short-circuit, input admittance.

3. Procedure. The capacitors C_1, C_2, C_3, and C_4 shall present short-circuits at the test frequency in order to effectively couple and bypass the test signal. R_1 facilitates the adjustment of e_1. Its use is optional. R_2 shall be such that dc biasing is possible. R_L shall be a short-circuit compared with the input impedance of the device. V_{DS} shall be adjusted to the specified value, then the gate voltage supply shall be adjusted so that V_{GS} or I_D equals the specified value, and the voltages e_1 and e_2 shall be measured.

$$\text{Then: } y_{is} = \frac{I_g}{e_1 - e_2} \quad \text{Where: } I_g = \frac{e_2}{R_L}$$

$$\text{Thus: } y_{is} = \frac{\frac{e_2}{R_L}}{e_1 - e_2} \text{ or } y_{is} = \frac{e_2}{R_L\,(e_1 - e_2)}$$

$$e_1 \text{ must be greater than } e_2\text{; therefore, } y_{is} = \frac{e_2}{R_L\ e_1}$$

4. Summary. The following conditions shall be specified in the applicable specification sheet:

   a. Test frequency.

   b. Test voltages and currents.

   c. Parameter to be measured.

METHOD 3469

REPETITIVE UNCLAMPED INDUCTIVE SWITCHING

1. Purpose. This purpose of this test method is to determine the repetitive inductive avalanche switching capability of power devices.

2. Scope. This method is intended as an endurance test for any power switching device designed and specified with repetitive avalanche capability.

3. Circuitry. The circuit shall be designed so that all stray reactances are held to a minimum. The inductor L shall be of a fast response type.

4. Symbols and definitions. The following symbols and terminology apply to this test method:

a. E_{AR}: Repetitive avalanche energy, minimum.

b. E_{on}: On-state energy.

c. f: Frequency.

d. I_{AR}: Repetitive avalanche current, maximum.

e. L: Load inductance in accordance with DUT.

f. P_D: Power dissipation of device.

g. $R_{\theta JC}$: Thermal resistance from junction-to -case.

h. R_S: Stray circuit resistance.

i. t_{av}: Time in avalanche.

j. T_C: Case temperature.

k. T_J: Junction temperature.

l. $T_{J(max)}$: The maximum specified junction temperature.

m. $V_{(BR)}$: Breakdown or avalanche voltage of device.

n. V_{DD}: Power supply voltage.

5. Procedure.

5.1 Screening. The DUT must be screened prior to avalanche and meet all specified parameters.

5.2 Calculations. The energy delivered to the DUT can be calculated as follows:

a. $$E_{AR} = \frac{\frac{L * I_{AR^2} * V_{(BR)}}{\left[V_{(BR)} - V_{DD}\right]}}{2}$$

$$NOTE: \quad R_S = 0, \text{ where, } V_{(BR)} = \frac{LI_{AR^2}}{t_{AV}}$$

b. $$E_{AR} = V_{(BR)} I_{AR} \left(\frac{L}{R_S}\right) ln\left[\frac{I_{AR} R_S}{(V_{BR} - V_{DD}) + 1}\right]$$

NOTE: $R_S \neq 0$

5.2.1 Energy delivered. The actual energy delivered to the DUT can vary depending on the real value of R_S. Since this is test circuit dependent, the actual energy delivered must be verified by observing the voltage across the DUT and current through the DUT waveforms. Empirically record the $V_{(BR)}$, I_{AR}, and t_{av}. Then calculate:

$E_{AR} = 1/2\ V_{(BR)} I_{AR}\ t_{av}$.

If this empirically derived value is not greater than or equal to the specified minimum E_{AR} value, the circuit must be compensated until it is.

5.3 Junction temperature. T_J during the test must be held constant to T_J (max) +0°C -10°C, based on the case temperature of the DUT and the $R_{\theta JC}$ or the junction temperature as determined using a TSP. The power dissipated in the DUT is equal to the sum of the on-energy and the avalanche-energy multiplied by the frequency. The E_{on} in most cases can be neglected.

So: $P_D = f * (E_{AR} + E_{on})$

$T_J = P_D * R_{\theta JC} + T_C$

The case temperature of the DUT will be measured at a specified reference point under the heat source. It is also possible to measure the temperature of the heat sink at a specified reference point provided that an accurate value of the thermal resistance case-to-heat-sink-reference-point is known. The measured junction temperature based on measurements of a TSP may also be substituted for the junction temperature calculated from case temperature.

5.4 Number of pulses. The DUT will be avalanched for a specified minimum number of pulses at specified conditions. Upon completion the specified device parameters will be tested.

6. Summary. Unless otherwise specified in the applicable specification sheet, the following parameters shall be as follows:

a. E_{AR}: (Repetitive avalanche energy (joules)).

b. I_{AR}: (Repetitive avalanche current (amperes)).

c. T_J: +150°C +0°C, -10°C.

d. t_{av}: 2 μs minimum, 2 μs maximum.

e. f: 500 Hz, minimum.

f. N: 3.6×10^8 minimum number of pulses.

$$L = \left[\frac{2\ E_{AR}}{(I_{DI})^2}\right]\left[\frac{V_{BR} - V_{DD}}{V_{BR}}\right] \quad nH\ minimum$$

Supply voltage ±50 V.

7. Failure criteria. The DUT shall be within all specified parameter limits at the completion of the test. As a minimum, V_{BR} shall be greater than or equal to rated breakdown voltage and applicable leakage currents.

This page intentionally left blank.

METHOD 3470.2

SINGLE PULSE UNCLAMPED INDUCTIVE SWITCHING

1. Purpose. The purpose of this method is applicable to power MOSFETs and IGBT. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E. The purpose of this test method is to screen out weak devices which otherwise may result in costly equipment failures. This is accomplished by providing a controlled means of testing the capability of a power MOSFET or IGBT to withstand avalanche breakdown while turning off with an unclamped inductive load under specified conditions. The device capability is a strong function of the peak drain current at turn-off and the circuit inductance. Since no voltage clamping circuits or devices are employed, essentially, all of the energy stored in the inductor must be dissipated in the DUT at turn-off. It is not the intent of this test method to closely duplicate actual application conditions where device temperatures may approach maximum rated value, repetition rates may be 10 to 100 kHz, and voltage transients are usually only a few microseconds in duration. However, experience has shown that failures in actual applications can be greatly reduced or eliminated if devices are tested for avalanche operation under defined circuit conditions at very low repetition rates and at room ambient temperature.

2. Test procedures. The specified value of inductance L shall be connected into the circuit (see figures 3470-1 and 3470-2). The gate pulse shall be applied to the device at the specified repetition rate. The V_{DD} supply voltage shall be applied. The gate pulse width shall be adjusted as necessary until the specified drain current I_D is reached. Test failures are defined as those devices which fail catastrophically.



NOTE: The test circuit, shown for n-channel devices, is also applicable for p-channel devices with appropriate changes in polarities and symbols.

FIGURE 3470–1. Unclamped inductive switching circuit.



NOTES: The following notes are provided in the interest of achieving comparable results from various test circuits employed to perform this test.

a. Air core inductors are recommended for this test to avoid the possibility of core problems. If iron core inductors are used, care must be taken such that core saturation is not changing the effective value to the inductance L which will lead to non-repeatable test results.

b. The resistance of the inductor must be controlled since I^2R losses in the inductor will decrease the percentage of $LI^2/2$ stored energy transferred to the DUT. The relationship $R = 0.015 (V_{DS}/I_D)$ applies for one percent of the stored energy being dissipated in the resistance. For two percent loss, $R = 2 (.015) (V_{DS}/I_D)$ or (V_{CE}/I_C). The resistance loss shall be limited to two percent maximum, if not compensated by the equipment.

c. The gate-to-source resistor shall be closely connected to the test device. The gate-to-source resistor shall be a low enough value that the switching performance of the device does not affect the test and the inductor in the drain circuit determines the current waveform. The design of the pulsed gate source must be such that R_{GS} or R_{GE} is the effective gate-to-source resistance during the t_f portion of the test.

d. The repetition rate and duty cycle of the test shall be chosen so that device average junction temperature rise is minimal. Limits of one pulse per second or 0.5 percent duty cycle are recommended. The device peak junction temperature shall not exceed maximum rated value.

e. If the V_{DD} or V_{CE} power supply remains in series with the inductor during the t_f interval, then the energy transferred to the DUT may be considerably higher than $LI^2/2$. If the gate pulse width is adjusted so that V_{CC} or $V_{DD} < 0.1 V_{DS}$ or V_{CE} then the contribution of the power supply will be less than 10 percent of the stored $LI^2/2$ energy.

FIGURE 3470–2. Unclamped inductive switching power pulse.

3. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Minimum peak current (I_D).

b. Peak gate voltage (V_{GS}).

c. Unless otherwise specified, gate to source resistor (R_{GS}) = 25 Ω to 50 Ω.

d. Initial case temperature (T_C).

e. Inductance (L).

f. V_{DD}.

This page intentionally left blank.

METHOD 3471.3

GATE CHARGE

1. Purpose. The purpose of this test is to measure the gate charge (Qg) of power MOSFETs and IGBT. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

1.1 Definitions.

a. Test 1: $Q_{g(th)}$ is the gate charge that shall be supplied to reach the minimum specified gate-source threshold voltage. It establishes line loci through the origin of a $Q = f(V_{gs})$ graph that is invariant with I_D, V_{DD}, and T_J. It establishes a relationship with capacitance, i.e.,

$$C_{GS} = \frac{Q_{g(th)}}{V_{g(th)}} = \frac{Q_{gs}}{V_{GP}}$$

b. Test 2: $Q_{g(on)}$ is the gate charge that shall be supplied to reach the gate-source voltage specified for the device $r_{DS(on)}$ measurement.

c. Test 3: $Q_{gm(on)}$ is the gate charge that shall be supplied to the device to reach the maximum rated gate-source voltage. $Q_{gm(on)}$ and $Q_{g(on)}$ establish line loci on a $Q = f(V_{gs})$ graph that may be considered invariant with I_D and T_J. The slope of the loci is invariant with V_{DD}, while the intercept with the Q axis is variant with V_{DD}.

d. Test 4: V_{GP} is the gate voltage necessary to support a specified drain current. V_{GP}, and, I_D is a point on the device gate voltage, drain current transfer characteristic. V_{GP} is variant with I_D and T_J. It may be measured one of two ways:

(1) Using a dc parameter test set employing a circuit similar to that described in test method 3474 for SOA setting $V_{DD} > V_{GS}$.

(2) Using a gate charge test circuit employing a constant I_D drain load.

e. Test 5: Q_{gs} is the charge required by C_{GS} to reach a specified I_D. It is variant with I_D and T_J. It is measured in a gate charge test circuit employing a constant drain current load.

f. Test 6: Q_{gd} is the charge supplied to the drain from the gate to change the drain voltage under constant drain current conditions. It is variant with V_{DD} and may be considered invariant with I_D and T_J. It can be related to an effective gate-drain capacitance (i.e., $C_{rss} = Q_{gd}/V_{DD}$). The effective input capacitance is: $C_{iss} = C_{GS} + C_{rss}$.

2. Test procedure.

a. The gate charge test is performed by driving the device gate with a constant current and measuring the resulting gate source voltage response. Constant gate current scales the gate-source voltage, a function of time, to a function of coulombs. The value of gate current is chosen so that the device on-state is of the order of 100 μs.

The resulting gate-source voltage waveform is nonlinear and is representative of device behavior in the low to mid-frequency ranges. The slope of the generated response reflects the active device capacitance ($C_g = dQ_g/dV_{GS}$) as it varies during the switching transition. The input characteristic obtained from this test reflects the chip design while avoiding high frequency effects.

b. Figure 3471-1 is the test circuit schematic for testing an n-channel device. Polarities are simply reversed for a p-channel device.

c. Figure 3471-2 is an example of a practical embodiment of figure 3471-1. It illustrates a gate drive and instrument circuit that will test n-channel and p-channel devices.

d. The circuit has I_g programmability ranging from microamperes to milliamperes. For very large power MOSFET devices, the output I_g can be extended to tens of milliamperes by paralleling additional CA3280 devices.

e. The circuit provides an independent gate voltage clamp control to prevent voltage excursions from exceeding test device gate voltage ratings.

f. The CA3240E follower ensures that the smallest power devices will not be loaded by the oscilloscope. (R_{in} = 1.5 T Ω, I_{IN} = 10 pA, C_{IN} = 4 pF).

g. Gate charge is to be measured starting at zero gate voltage to a specified gate voltage value.

h. The magnitude of input step constant gate current I_g should be such that gate propagation and inductive effects are not evident. Typically this means the device on-state should be of the order of 100 μs.

i. The dynamic response, source impedance, and duty factor of the pulsed gate current generator are to be such that they do not materially affect the measurement.

j. Typically, the instrument used for a gate charge measurement is an oscilloscope with an input amplifier and probe. The switching response and probe impedance are to be such that they do not materially affect the measurement. Too low a probe resistance relative to the magnitude of I_g can significantly increase the apparent Q_g for a given V_{GS}. Too high a value of probe capacitance relative to the device C_{iss} will also increase the apparent Q_g for a given V_{GS}.

$$I_g = \frac{C_g \, dV_{GS}}{dt}, \; Q_g = C_g \, V_{GS}.$$

k. For more accuracy, the Turn-On Gate Charges can be measured as Integration Area of the Gate Current $i_g(t)$ over the proper time points. $Q_g = \int i_g \, . \, dt$. See Figure 3471-6 for typical waveforms.

l. For more accuracy, the Gate Charges at Turn-Off can be measured as Integration Area of the Gate Current $i_g(t)$ over the proper time points. $Q_g = \int i_g \, . \, dt$. See Figure 3471-7 for typical waveforms.

3. Summary. Figure 3471-3 illustrates the waveform and tests 1 through 4, condition A. Figure 3471-4 illustrates the waveform for tests 2, 4, 5, and 6, condition B. Only four of the six tests need be performed since the results of the remaining two are uniquely determined and may be calculated. Either condition A or condition B may be used.

3.1 Condition A.

3.1.1 Test 1, $Q_{g(th)}$.

a. Case temperature (T_C): +25°C.

b. Drain current: $I_D \geq 100$ mA.

c. Off-state drain voltage (V_{DD}): Between 50 percent and 80 percent of the device's rated drain-source breakdown voltage.

d. Load resistor (R_L): Equal to V_{DD}/I_D.

e. Gate current (I_g): Constant gate current such that the transition from off-state to on-state or on-state to off-state is of the order of 50 μs. The value of I_g varies with die size and ranges from 0.1 mA to 5 mA.

f. Gate-to-source voltage ($V_{g(th)\ min}$): The minimum rated gate-source threshold voltage.

g. Minimum off-state gate charge ($Q_{g(th)}$): A minimum and maximum limit shall be specified.

3.1.2 Test 2, $Q_{g(on)}$.

a. T_C, I_D, V_{DD}, R_L, I_g: Same as test 1 in 3.1.1.

b. V_{GS}: The gate-source voltage specified for the $r_{DS(on)}$ test, $V_{(on)}$.

c. On-state gate charge ($Q_{g(on)}$): A minimum and maximum limit shall be specified.

3.1.3 Test 3, $Q_{gm(on)}$.

a. T_C, I_D, V_{DD}, R_L, I_g: Same as test 1 in 3.1.1.

b. V_{GS}: The maximum rated gate-source voltage, $V_{(max)}$.

c. Maximum on-state gate charge ($Q_{gm(on)}$): A minimum and maximum limit shall be specified.

3.1.4 Test 4, V_{GP}. This test is to be performed on a dc parameter test set.

a. I_D: The continuous rated drain current at T_C = +25°C.

b. $V_{DS} > V_{GS}$: Normally $V_{DD} \approx 3\ V_{GS}$ is satisfactory.

c. The pulse width and duty factor are such that they do not materially affect the measurement.

d. V_{GP} shall be specified as a maximum and minimum.

e. T_C: +25°C.

3.1.5 Test 5, Q_{gs}; test 6, Q_{gd}. No tests are required. The calculations in terms of the results of tests 1 through 4 are as follows:

a. $$Q_{gs} = Q_{g(th)} \left[\frac{V_{GP}}{V_{g(th)\min}} \right]$$

b. Determine the fully on-state charge slope:

$$m = \left[\frac{V_{(\max)} - V_{(on)}}{Q_{gm(on)} - Q_{g(on)}} \right]$$

c. Determine the V_{gs} axis intercept:

$$b = V_{(on)} - m\ Q_{g(on)}.$$

d. $$Calculate\ Q_{gd}:\ Q_{gd} = \left[\frac{(V_{GP} - b)}{m} \right] - Q_{gs}$$

3.2 Condition B.

3.2.1 Test 2, $Q_{g(on)}$.

a. Case temperature (T_C): +25°C.

b. On-state drain current (I_D): The continuous rated drain current at T_C = +25°C.

c. Off-state drain voltage (V_{DD}): Between 50 percent and 80 percent of the device's rated drain-source breakdown voltage.

d. The drain load shall be such that the drain current will remain essentially constant.

e. Gate current (I_g): Same as in 3.1.1 test 1.

f. Gate-to-source voltage $V_{(on)}$: Same as in 3.1.1 test 1.

g. On-state gate charge ($Q_{g(on)}$): A minimum and maximum limit shall be specified.

3.2.2 Test 4, V_{GP}.

a. T_C, I_D, V_{DD}, Load, I_g: Same as in 3.2.1, test 2.

b. V_{GP}: This is the gate plateau voltage where Q_{gs} and Q_{gd} are measured. This voltage is essentially constant during the drain voltage transition when Q_{gd} is supplied from the gate to the drain under constant I_g, and, I_D conditions.

3.2.3 Test 5, Q_{gs}.

a. T_C, I_D, V_{DD}, Load, I_g: Same as in 3.2.1, test 2.

b. V_{GS}: Equal to V_{GP} at the specified I_D.

c. Q_{gs}: A minimum and maximum limit shall be specified.

3.2.4 Test 6, Q_{gd}.

a. T_C, I_D, V_{DD}, Load, I_g: Same as in 3.2.1, test 2.

b. V_{GS}: Equal to V_{GP} at the specified I_D.

c. Q_{gs}: A minimum and maximum limit shall be specified.

3.2.5 Test 1, $Q_{g(th)}$; test 3, $Q_{gm(on)}$. No tests are required. The calculations in terms of the results of test 2, 4, 5, and 6 are as follows:

a. $$Q_{g(th)} = Q_{gs}\left[\frac{V_{g(th)}\min}{V_{GP}}\right]$$

b. Determine the fully on-state charge slope:

$$m = \left[\frac{V_{(on)} - V_{GP}}{Q_{g(on)} - Q_{gs} - Q_{gd}}\right]$$

c. Determine the V_{gs} axis intercept:

$$b = V_{(on)} - m\,Q_{g(on)}$$

d. Calculate $Q_{gm(on)}$:

$$Q_{gm(on)} = \frac{[V_{(\max)} - b]}{m}$$



NOTES:
1. Condition B requires a constant drain current regulator.
2. $I_g \times t = Q_g$.

FIGURE 3471–1. Pulsed constant current generator.



NOTES:

1. This test method provides gate voltage as a monotonic function of gate charge. Charge or capacitance may be unambiguously specified at any gate voltage. Gate voltage assuring that the device is well into the on-state will result in very reproducible measurements. For a given device, the gate charges at these voltages are independent of drain current and a weak function of the off-state voltage.
2. Condition B requires a constant current drain regulator.

FIGURE 3471–2. Practical gate charge test circuit.



NOTES:

1. $Q_g = I_g t$.
2. V_{GP} is measured by a dc test, same I_D, $V_{DS} >> V_{GP}$ (see 3.1.4).
3. $V_{(max)}$ and $V_{(on)}$ are specified voltages for charge measurements $Q_{gm(on)}$ and $Q_{g(on)}$.
4. $V_{GS(th)}$ min is a specified voltage for measuring $Q_{g(th)}$.

FIGURE 3471–3. Gate charge characterization showing measured characteristics.



FIGURE 3471–4. Gate charge, condition B.



FIGURE 3471–5. Idealized gate charge waveforms, condition B.



FIGURE 3471–6. Integrated Gate Charges, Condition B (Turn-On).

$$Q_{gs(on)} = \int_{t_0}^{t_2} i_g(t).dt$$

$$Q_{gd(on)} = \int_{t_2}^{t_3} i_g(t).dt$$

$$Q_{g(on)} = \int_{t_0}^{t_4} i_g(t).dt$$



FIGURE 3471–7. Integrated Gate Charges, Condition B (turn-off).

$$Q_{gs(off)} = \int_{t_0}^{t_2} i_g(t).dt$$

$$Q_{gd(off)} = \int_{t_2}^{t_3} i_g(t).dt$$

$$Q_{g(off)} = \int_{t_0}^{t_4} i_g(t).dt$$

Under the high-impedance load (clamp inductive load), the Turn-Off waveforms are the ideal mirror images of the Turn-On waveforms. Low-gain devices and/or low-impedance drain loads result in a significant departure from the idealization.

METHOD 3472.2

SWITCHING TIME TEST

1. Purpose. The purpose of this test is to measure the pulse response ($t_{d(on)}$, t_r, $t_{d(off)}$, t_f) of power MOSFET or IGBT devices under specified conditions. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Test procedure. Monitor V_{GS} and V_{DS} versus time using the following notes and precautions. Refer to figures 3472–1 through 3472–4 for clarification.

2.1 Notes and precautions.

a. This method presumes that good engineering practice will be employed in the physical construction of the test circuit, i.e., short leads, good ground plane, minimum gate-to-drain mutual inductance, and appropriate high speed generators and instruments.

b. The value of R_{GS} or R_{GE} includes instrumentation resistive loading. R_{GEN} and R_{GS} R_{GE} should be low enough in value that gate propagation effects are evident.

c. The value of L_{DST} or L_{CET}, C_{GST} or C_{GET}, and C_{DST} or C_{CET} are understood to include those of the test fixture, circuit elements, instrumentation and any added values, exclusive of the DUT. L_{DST} or L_{CET} shall not exceed 100 nH nor shall (C_{DST} or C_{CET}) or (C_{GST} or C_{GET}) exceed 100 pF. Devices with small die may need smaller values of L_{DST} or L_{CET}, C_{DST} or C_{CET}, and C_{GST} or C_{GET}. L_{DST}, C_{DST}, and C_{GST} need not be measured when using figure 3472-3 and figure 3472-4. When $r_{CS(on)}$ or $r_{DS(on)}$ is measured at a V_{GS} or V_{GE} of less than 10 V, then figure 3472-3 and figure 3472-4 do not apply.

d. Gate circuit inductance need not be specified. With the DUT removed, the gate-source voltage waveform should be free of anomalies that could materially affect the measurement. Inductance is difficult to measure accurately in a well designed test fixture. The gate drive common should be Kelvin connected to the device source lead.

e. Passive circuit elements referred to in this method are lumped parameter representations whose values would be those obtained through the use of an RLC bridge using a 1 MHz test frequency.

f. Voltage and current sources are to be interpreted as effective idealizations of active elements.

g. The phrase "affect the measurement" is intended to mean that doubling a value will not affect results greater than the precision of measurement.

h. The turn-off drain voltage overshoot should not be allowed to exceed the device rated drain-source breakdown voltage. Drain circuit ringing begins when the inductive time constant is 25 percent of the capacitive time constant. Ringing is particularly serious when testing low voltage high current devices at high speeds. When the ratio L_{DST}/R^2 $L(C_{DST} + C_{OSS})$ exceeds 10, test conditions may have to be adjusted to ensure that device breakdown is not reached.

i. The instrument used for switching parameter measurement is an oscilloscope with input amplifiers and probes. The affect on rise and fall times can be estimated by the following relationship:

$$(\text{measurement rise time})^2 = (\text{actual rise time})^2 + (\text{amplifier rise time})^2 + (\text{probe rise time})^2$$

j. When two channels with probes are involved in a measurement (turn-on and turn-off delays), the relative channel probe delays should not materially affect the measurement. Simultaneous viewing the same waveform using the two channel/probes is an effective means of estimating errors.

k. Unless otherwise specified, half rated drain voltage and rated drain current are mandatory conditions for measuring switching parameters.

l. When measuring rise time, $V_{GS(on)}$ shall be as specified on the input waveform. When measuring fall time $V_{GS(off)}$ shall be specified on the input waveform. The input transition and drain voltage response detector shall have rise and fall response times such that doubling these responses will not affect the results greater than the precision of measurement. The current shall be sufficiently small so that doubling it does not affect test results greater than the precision of measurement.

3. Test circuit and waveform: See figures 3472–1, 3472–2, 3472–3, and tables 3472–I and 3472–II.

TABLE 3472–I. Switching time circuit parts list.

Part	No.	Value or size	Manufacturer	PIN
On-board supply	1	15 volts	Datel	UPM 15/100-A
Voltage regulator	1	TO-220 package	National	LM317
Timer	1	8-pin DIP package	National	LM555
Drivers	1	50 V, Hex1, p-channel	I.R.C.	IRFD9010
	1	100 V, Hexz, n-channel	I.R.C.	IRFD1ZO
	2	50 V, Hex2, p-channel	I.R.C.	IRFD9020
	2	50 V, Hex2, n-channel	I.R.C.	IRFD020
Resistors 1/	2	4.95 KΩ, .25 W, ±1 percent	Dale	CMF604951FT0
	1	220 Ω, 0.5 W, ±1 percent	Dale	CMF602200FT0
	1	5 KΩ variable	Dale	724, 5 K, ±10 percent
	1	2.2 MΩ, .25 W, ±1 percent	Dale	CMF602204FT0
	1	360 Ω, .25 W, ±1 percent	Dale	CMF603600FT0
	1	100 Ω, .25 W, ±1 percent	Dale	CMF601000FT0
Capacitors	14	1 μF, 50 V, ±10 percent	Mallory	M30R105K5
	10	.82 μF, 600 V, ±10 percent	CRC	B55F824KXC
	7	.15 μF, 50 V, ±10 percent	Mallory	M30R154K5
	4	.01 μF, 50 V, ±10 percent	Mallory	M10R103K5
	2	22 pF, 600 V, ±5 percent	AVX	AQ14BG220JU
	1	100 pF, 100 V, ±10 percent	Sprague	TST10
	1	100 μF, 450 V, -10 percent, +5 percent	Sprague	53D101F450JS6
	1	.01 μF, 600 V, ±5 percent	Sprague	715P10356KD3
DUT socket	1	TO-3	Loranger	3128-032-4225
BNC	3	PC board mount	Pomona Elect.	4578
Transformer	1	Torroidal core	Micrometals	T5-12
Banana plugs	2	Standard uninsulated	Pomona	3267
Circuit board 2/	1	10.5" x 7.50"		

NOTE 1: All resistors are metal-film.

NOTE 2: A .062 inch (1.57 mm) double-sided board with 3 ounces copper and 60/40 tin-lead of .0003 inch (0.008 mm) thickness.

TABLE 3472–II. Switching time circuit, component layout list. 1/ 2/

Label	Component	Value
R1	Resistor	220 Ω
R2	Variable resistor	5 KΩ
R3	Resistor	2.2 MΩ
R4	Resistor	360 Ω
R5	Resistor	100 Ω
R6	Gate resistor	Varies
R7	Drain resistor	Varies
C1, C2, C4, C26	Capacitor 50 V	.01 μF
C3-C10, C12, C14	Capacitor	1 μF
C16, C18, C20, C22	Capacitor	1 μF
C11, C13, C15, C17	Capacitor	.15 μF
C19, C21, C23	Capacitor	.15 μF
C25	Capacitor	100 pF
C27, C29	Capacitor	22 pF
C28	Capacitor 600 V	.01 μF
C30	Capacitor	100 μF
C31-C40	Capacitor	.82 μF
Q1	MOSFET (4 pin DIP)	IRFD9010
Q2, Q3	MOSFET (4 pin DIP)	IRFD9020
Q4	MOSFET (4 pin DIP)	IRFD1ZO
Q5, Q6	MOSFET (4 pin DIP)	IRFD020
Q7	Regulator (TO220)	LM317
Q8	Timer (8-pin DIP)	LM555
T1	Iso. transformer	T5-12

NOTE 1: Figure 3472-3 board layout is an artist's view for an n-channel TO-3 package. The following company will provide the circuit boards or a drawing of the exact board layout for a TO-3 as well as other packages such as the TO-39, TO-61, and TO-66:

a. Integrated Technology Corporation
1228 N. Stadem Drive
Tempe, AZ 85281

NOTE 2: L_{DST}, C_{DST}, and C_{GST} need not be measured when using these circuit boards derived from figures 3472-3 and 3472-4.



FIGURE 3472–1. Switching time test circuit.



FIGURE 3472–2. Switching time waveforms.



FIGURE 3472–3. Board layout.



FIGURE 3472–3. Board layout – Continued.



FIGURE 3472–4. Stand alone switching circuit.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. T_C: Unless otherwise specified, case temperature = +25°C.

b. I_D: On-state drain current.

c. V_{DD}: Off-state drain voltage.

d. R_L: Nominally equal to V_{DD}/I_D.

e. V_{GS}: On-state gate voltage.

f. R_{GS}: Gate-to-source resistance.

g. R_{GEN}: Resistance looking back into the generator.

This page intentionally left blank.

METHOD 3473.1

REVERSE RECOVERY TIME (t_{rr}) AND RECOVERED CHARGE (Q_{rr})
FOR POWER MOSFET (DRAIN-TO-SOURCE) AND POWER RECTIFIERS WITH $t_{rr} \leq 100$ ns

1. Purpose. The purpose of this test is to determine the time required for the DUT to switch off when a reverse bias is applied after the DUT has been forward biased and to determine the charge recovered under the same conditions.

2. Test conditions.

2.1 Test condition A, reverse recovery time (t_{rr}). Monitor diode current versus time. If the DUT is a power MOSFET, the gate lead must be shorted to the source lead. Use the following notes and precautions as a guide. Refer to figures 3473-1 through 3473-3 for clarification.

2.1.1 Notes and precautions.

a. This method presumes that good engineering practice will be employed in the construction of the test circuit, i.e., short leads, good ground plane, minimum inductance of the measuring loop, and minimum self-inductance (L_1) of the current sampling resistor (R_4). Also, appropriate high speed generators and instruments will be employed.

b. The measuring-loop inductance (L_{LOOP}, see figure 3473-1) represents the net effect of all inductive elements, whether lumped or distributed, i.e., bonding wires, test fixture, circuit board foil, and inductance of energy storage capacitors. The value of L_{LOOP} should be 100 nH or less. The reason for controlling this circuit parameter is that it, combined with diode characteristics, determines the value of t_b.

c. The turn-off reverse-voltage overshoot shall not be allowed to exceed the device rated breakdown voltage. Ringing and overshoot may become a problem with $R_{LOOP} < 2(L/C)^{1/2}$; where $L = L_{LOOP}$. That is another reason for minimizing L_{LOOP}.

d. Regarding breakdown voltage, $-V_4$ should be kept as specified.

e. The self-inductance of the current-sample resistor R_4 (see figure 3473-1) shall be kept low relative to t_a because the observed values of t_a and I_{RM} increase with increasing self-inductance. Since the value of R_4 is not specified, the recommended maximum inductance is expressed as a time constant (L_1/R_4) with a maximum value of t_a(minimum)/10, where t_a(minimum) is the lowest t_a value to be measured. This ratio was chosen as a practical compromise and would yield an observed t_a which is 10 percent high ($\Delta t_a = L_1/R_4$). The I_{RM} error is a function of the L_1/R_4 time constant and di/dt. For a di/dt of 100A/μs the observed I_{RM} would also be 10 percent high. $\Delta I_{RM} = L_1/R_4$ di/dt.

f. The di/dt of 100A/μs was chosen so as to provide reasonably high signal levels and still not introduce the large I_{RM} errors caused by higher di/dt.

g. The forward current (I_F) used for this test shall be as specified at T = +25°C.

h. The values of t_a, t_b, and I_{RM} are to be measured and recorded separately. $t_{rr} = t_a + t_b$.

i. The forward current value must be specified, otherwise the t_a and I_{RM} values have little useful meaning.

j. The forward current generator consisting of Q_1, Q_2, R_1, and R_2 may be replaced with any functionally equivalent circuit. Likewise the current ramp generator consisting of Q_3, Q_4, R_3, and C_1.

2.2 Test condition B, reverse recovered charge (Q_{rr}). This method is direct reading and therefore does not require an oscilloscope. Use the following notes and precautions as a guide. Refer to figures 3473-4 and 3473-5 for clarification.

2.2.1 Notes and precautions.

a. This method presumes that good engineering practice will be employed in the construction of the test circuit, i.e., short leads, good ground plane, minimum inductance of the measuring loop. Also, appropriate high speed generators and instruments will be employed.

b. The measuring-loop inductance (L_{LOOP}, see figure 3473-4) represents the net affect of all inductive elements in the loop, whether lumped or distributed, i.e., DUT bonding wires, test fixture, circuit board foil, and inductive component of energy storage capacitors. The value of L_{LOOP} should be 100 nH or less.

c. The turn-off reverse-voltage overshoot shall not be allowed to exceed the device rated breakdown voltage. Ringing and overshoot may become a problem when $R_{LOOP} < 2(L/C)^{1/2}$; where $L = L_{LOOP}$.

d. Regarding breakdown voltage, $-V_4$ should be kept as specified.

e. The di/dt of 100A/μs was chosen as a compromise between having reasonably high signal levels for the faster devices and the need to keep the reverse voltage as low as possible. Higher di/dt requires a higher reverse voltage to overcome the drop across L_{LOOP}.

f. The forward current (I_F) used for this test shall be as specified at +25°C.

g. The capacitor C_2 (see figure 3473-4) shall be large enough so that there is no appreciable voltage drop across it. Reducing its value by 50 percent shall not change the reading by more than the required measurement accuracy.

h. The current meter across C_2 should have as low a resistance as possible. Doubling the resistance shall not change the reading by more than the required measurement accuracy. A good compromise may be a digital ammeter with a full scale drop of 0.2 volt. If the reverse bias supply is 30 volts, the maximum meter potential differences is then less than one percent of supply voltage.

i. The recommended pulse repetition rate is 1 kHz ±5 percent.

j. The forward current generator consisting of Q_1, Q_2, R_1, and R_2 may be replaced by any functionally equivalent circuit. Likewise the reverse current ramp generator consisting of Q_3, Q_4, R_3, and C_1.



$t_1 >= 5\ t_a$ (max)

$t_2 > t_{rr}$

$t_3 > 0$

$$\frac{L_1}{R_4} <= \frac{t_a(\min)}{10}$$

NOTES:

1. V1 amplitude controls forward current (I_f).
2. V2 amplitude controls di/dt.
3. L_1 is self inductance of R_4.
4. t_a (max) is longest t_a to be measured.
5. t_a (min) is shortest t_a to be measured.

FIGURE 3473–1. t_{rr} test circuit.



FIGURE 3473–2. Generalized reverse recovery waveforms.



NOTE: Bottom resistor current flow is in opposite direction of top resistor current flow, providing magnetic field cancellation. Sense lead to center conductor of probe jack exits at right angle to resistor axes and is located between the resistor layers; five on the top layer and five on the bottom layer.

FIGURE 3473–3. Suggested board layout for low L_1/R_4.



NOTES:

1. D_1 provides forward current path to ground.
2. D_2 steers reverse signal current into integrating capacitor (C_2).
3. V1 amplitude controls forward current (I_f).
4. V2 amplitude controls di/dt.
5. $t_1 >= 5\ t_a$ (max); t_a (max) is the highest t_a to be measured.
6. $t_2 > t_{rr}$.
7. $t_3 > 0$.
8. D1 is a low voltage Schottky rectifier.
9. D2 must have a much lower recovered charge than the value being measured.
10. $Q_{rr} = I_S$ PRR; where PRR is pulse repetition rate.
11. di/dt = 100 A/μs.

FIGURE 3473–4. Q_{rr} test circuit.



FIGURE 3473–5. Typical t_{rr} waveform (for mnemonic reference only).

3. Summary. Unless otherwise specified in the applicable specification sheet, the following conditions shall be as follows.

a. T_C: Case temperature = +25°C.

b. I_F: As specified at +25°C.

c. di/dt: 100A/μs.

d. $-V_4$: Reverse-ramp power supply voltage.

e. V_{DD}: As specified.

METHOD 3474.1

SAFE OPERATING AREA FOR POWER MOSFETs OR INSULATED GATE BIPOLAR TRANSISTORS

1. Purpose. The purpose of this test is to verify the boundary of the SOA as constituted by the interdependency of the specified voltage, current, power, and temperature in a temperature stable circuit. Deliberate consideration is given to the problem of unavoidable case temperature rise during the test. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

1.1 Symbols and definitions. The following symbols and terminology shall apply for the purpose of this test method:

a. D_F: Linear derating factor (W/°C).

b. I_D: Test current (amperes).

c. P_D: Test power dissipation (watts).

d. P_{DM}: Maximum rated power dissipation (watts).

e. $R_{\theta CS}$: Case to heat sink thermal resistance (K/watt).

f. $R_{\theta JC}$: Junction to case thermal resistance (K/watt).

g. $R_{\theta SA}$: Heat sink to ambient thermal resistance (K/watt).

h. T_A: Ambient temperature (°C).

i. T_C: Case temperature (°C).

j. T_{CR}: Rated SOA case temperature (°C).

k. T_J: Junction temperature (°C).

l. T_{JM}: Maximum rated junction temperature (°C).

m. t_p: Test pulse duration (seconds).

n. T_S: Heat sink temperature (°C).

o. V_{DD}: Test power supply voltage (volts).

p. V_{DS}: Drain to source voltage (volts).

2. Test circuit. See figure 3474-1. Circuit polarities shall be reversed for p-channel devices.

   a. R_S shall be a Kelvin contact resistor of five percent tolerance.

   b. Operational amplifier shall have a speed and accuracy such that the errors it produces will contribute less than a five percent error to the measurement.

   c. Precision voltage source shall have an accuracy of five percent.

   d. S1 shall have adequate speed and characteristics such that the accuracy of the measurement will not be affected by more than five percent.

   e. V_{DD} shall be maintained to within five percent.

   f. t_p shall be maintained to within five percent.

   g. Total test accuracy shall be maintained to within 10 percent.

   h. R_G shall be selected to eliminate parasitic oscillations.



NOTE: Low inductance resistor.

FIGURE 3474–1. SOA test circuit.

3. Procedure. Set the precision voltage source to I_D x R_S. Applied V_{DD} to the circuit. Close S1 for t_p seconds.

4. Summary. In any practical application, the junction temperature during an SOA test can be calculated by adding all of the temperature drops in the system to the ambient temperature:

$R_S \leq$ (maximum rated gate voltage) I_D not to exceed (.2 x maximum rated V_{DS})/I_D

$T_J = T_A + \Delta$sink to ambient + Δcase to sink + Δjunction to case

$$I_D = \frac{(P_{DM} - (T_C - T_{CR}) \, x \, D_F)}{V_{DS}}$$

Under a controlled set of conditions, such as those that are encountered in an SOA test, the case temperature can be measured and therefore known as a constant. This simplifies the expression substantially:

$T_J = T_C + \Delta$junction to case

$T_J = T_C + P_D$ x $R_{\theta JC}$

By substituting in the maximum rated junction temperature and rearranging the terms, the maximum power dissipation for this condition can be calculated:

$$P_D \frac{(T_{JM} - T_C)}{R_{\theta JC}}$$

If a case temperature of T_{CR}°C was chosen for the purpose of specifying the device SOA, then a derating factor D_F can be determined:

$$D_F = \frac{P_{DM}}{(T_{JM} - T_{CR})}$$

P_{DM} can be any P_{DM} from the SOA curves for that particular device type, either dc or pulsed. The maximum power dissipation for any case temperature can now be readily calculated and used in an SOA test

$P_D = P_{DM} - (T_C - T_{CR})$ x D_F

Unless otherwise specified in the applicable specification sheet, the following conditions shall be as follows.

a. V_{DS} = as specified.

b. I_D = as calculated above.

c. +20°C $\leq T_C \leq$ +45°C.

d. t_p shall be that which corresponds with the SOA curve being used.

e. $D_F = \frac{P_{DM}}{(T_{JM} - T_{CR})}$.

f. R_S = as calculated above.

g. P_{DM} shall be a value chosen from one of the SOA curves for that particular device either dc or pulsed.

h. $V_{DD} = V_{DS} + I_D$ x R_S.

This page intentionally left blank.

METHOD 3475.2

FORWARD TRANSCONDUCTANCE (PULSED DC METHOD) OF POWER MOSFETs
OR INSULATED GATE BIPOLAR TRANSISTORS

1. Purpose. The purpose of this test method is to establish a basic test circuit for the purpose of establishing forward transconductance (g_{FS}) using pulsed dc for the test conditions to enable measurements above the small signal (g_{FS}) output current levels. The described method is adaptable to ATE where large ac test currents are often impractical. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Procedure. The gate-source voltage (V_{GS1}) is applied to achieve a specified drain-source current I_{D1}. I_{D1} shall be five percent minimum greater than the specified drain current. The gate-source voltage is then decreased to (V_{GS2})to achieve a second drain-source current (I_{D2}). I_{D2} shall be five percent minimum less than the specified drain current.

Calculation:

$$g_{FS} = \frac{I_{D1} - I_{D2}}{\Delta V_{GS}}$$

Where: $\Delta V_{GS} = V_{GS1} - V_{GS2}$

NOTE: ΔV_{GS} should not be set lower than 0.05 volt or test equipment accuracy can adversely affect measurement. I_{D1} and I_{D2} can be adjusted such that ΔV_{GS} is ≥ 0.1 volt. In all cases I_{D1} and I_{D2} should be adjusted so they are equally above and below specified current. The formula below can be used as initial reference point:

If:

$$\Delta V_{GS} = \frac{I_{D1} - I_{D2}}{G_{FS}}$$

then:

$$\frac{I_{D1} - I_{D2}}{2} = \Delta I_D \, desired$$

The previous calculations can be used in establishing minimum ΔV_{GS} desired to achieve highest accuracy.

3. Test circuit. See figure 3475-1.

4. Summary. Unless otherwise specified in the applicable specification sheet, the following conditions shall be as follows.

a. I_{D1} = 0.5 I_D continuous at T_C = +25°C x 1.05 minimum.

b. I_{D2} = 0.5 I_D continuous at T_C = +25°C x 0.95 minimum.

c. V_{DS} = 4 $r_{DS(on)}$ x 0.5 I I_D continuous or as necessary to be in the active region.

d. $\Delta V_{GS} \geq$ 0.1 volts.

e. $r_{DS(on)}$ as specified.

f. Pulse width ≤ 300 μs.

g. Unless otherwise specified, (T_C) = (temperature of case) = +25°C.



NOTES:

1. Pulse the device according to 4.3.2.2 of MIL-STD-750. Resistor R_1 shall be used to damp spurious oscillations that can occur (approximately 100 Ω).
2. The device used for circuit illustration is an n-channel, enhancement-mode FET. The methodology described is not limited solely to this type of device. For all other field effect devices where the power ratings are such that the dc method is the preferred method, the parameter symbols need only indicate the appropriate voltage or current polarity.
3. When performing this test on a nonheat-sinked device, the following caution is applicable. The implementation of this test requires the use of repeated incremental steps of gate voltage, while measuring drain current. The number of steps and the duration of each step result is cumulative energy which may thermally overstress the device if it is not heat-sinked. A stepped program to perform this test will result in higher power dissipation during test of a unit requiring a high gate drive voltage than during test of a unit requiring a lesser gate drive voltage.
4. R_2 is a noninductive, current sensing resistor and is normally ≤ 0.1 Ω.

FIGURE 3475–1. Forward transconductance circuit.

METHOD 3476

TEST PROCEDURE FOR MEASURING DV/DT DURING REVERSE RECOVERY OF POWER MOSFET TRANSISTORS

1. Purpose. The purpose of this test is to define a way for verifying the diode recovery stress capability of power MOSFET transistors. The focus is on simplicity and practicality.

2. Scope. This test covers all power transistors which have an internal diode capable of commutating current generated during reverse recovery.

3. Symbols and definitions.

a. di/dt: Rate of change of diode current while in reverse-recovery mode, recorded as maximum value.

b. Driver: A device is used in the lower portion of a half H bridge (see figure 3476-1) and is an equivalent to the DUT.

c. dv/dt: Rate of change of reapplied diode voltage, as measured as maximum value of inflection.

d. I_{DSS}: Zero gate voltage drain current.

e. I_{FM}: Maximum body diode forward current.

f. I_{GSS}: Reverse gate current, drain shorted to source.

g. $L_{(LOAD)}$: Load inductor. Shall be of a large enough value that the decay of current during the forward conduction of the DUT is less than five percent of I_{FM}.

h. $R_{DS(ON)}$: Static drain-source on-state resistance.

i. R_{DUT}: Gate-to-source circuit resistance at DUT.

j. R_G: Gate drive impedance.

k. T_j: Semiconductor junction temperature.

l. t_{rr}: Reverse recovery time.

m. $V_{(BR)DSS}$: Breakdown voltage drain-source.

n. V_{DD}: Supply voltage.

o. V_{DS}: Drain-source voltage.

p. V_{GEN}: Gate generator voltage (volts) for drive transistors.

4. Circuit. Basic circuitry for testing this parameter is shown on figure 3476-1. Idealized waveforms are shown on figure 3476-2. Snubbers may not be used. Stray capacitance and inductance, especially in the source of the drive transistor, shall be minimized.

The basic principle of the circuit may not be altered; that is, the lower half H bridge device must be equivalent to the DUT. The circuit may operate continuously or single shot, as long as the required test conditions are achieved. Gate drive to the driver may be any Thevenin equivalent of that specified.

To test continuously or single shot, the electrical sequence is similar.

a. Drive is turned on until current in $L_{(LOAD)}$ is higher than I_{FM}.

b. Driver is turned off until current in DUT reaches I_{FM}. The minimum time for DUT forward conduction is 5 μs or 10 times the rated maximum t_{rr}, whichever is greater.

c. If testing repetitively, go back to 4.a. Else, driver is turned on for the reverse recovery period of the device plus a minimum additional one microsecond. The DUT shall be monitored for V_{DS} collapse during this additional time period and gate drive to the driver transistor may be removed at any time a failure is encountered.

If the device operates with a low repetition rate, the device may not be exposed to sufficient energy to cause a catastrophic failure. The circuit must be equipped to either cause catastrophic failure or generate a failure signal in the event of a collapse of V_{DS} during voltage recovery.

5. Specification details. The specification may take the form of a single point tabular specification, a graphical representation, or both. Ideally, a device will have both. This will allow for easy comparison of devices with the tabular specification, but still have the detail of the graph available to the designer.

a. A tabular specification will define a single point of operation. The following must be specified in the applicable specification sheet.

(1) di/dt Reverse current change rate _____ A/μsec.

(2) V_{GEN} Gate generated voltage _____ V

(3) I_{FM} Maximum forward current _____ A

(4) V_{DD} Supply voltage _____ V

(5) T_j Junction temperature _____ °C

(6) dv/dt Reverse voltage change rate limit _____ V/ns maximum

b. A graphical representation could take several different forms; for example: R_G versus I_{FM}, di/dt versus dv/dt, or I_{FM} versus V_{DS}. An example of R_G versus I_{FM} is shown on figure 3476-3.

6. Acceptance criteria. If a specification requires that this test be performed for verification of a maximum limit, then the device V_{DS} must not collapse during or after reverse recovery and (in addition) shall pass any specified parametric limits, as a minimum: $V_{(BR)DSS}$, I_{GSS}, I_{DSS}, and $R_{DS(ON)}$.



FIGURE 3476–1. Body diode test circuit.



FIGURE 3476–2. Body diode waveforms.



FIGURE 3476–3. Example of graphic representation.

This page intentionally left blank.

METHOD 3477.1

MEASUREMENT OF INSULATED GATE BIPOLAR TRANSISTOR TOTAL SWITCHING LOSSES AND SWITCHING TIMES

1. Purpose. This test defines the basic test circuitry and waveform definitions by which to measure the total switching losses of an IGBT.

2. Scope. This method applies only to measurements of IGBT devices without an integral diode.

3. Symbols and definitions. The following symbols and terminology shall apply for the purposes of this test method:

a. $V_{(BR)CES}$: Collector/emitter breakdown voltage.

b. I_{CE}: Test current.

c. V_{GE}: Gate to emitter voltage.

d. R_G: Gate drive series resistance.

e. V_{CL}: Clamp voltage (80 percent rated $V_{(BR)CES}$).

f. t0: Time point where V_{CE} is at 10 percent of the specified gate drive.

g. t1: Time point where I_{CE} = 5 percent I_{CE} (maximum).

h. t2: Time point where V_{CE} = 5 percent V_{CL} when V_{CE} is decreasing.

i. t3: Time point where V_{CE} = 5 percent V_{CL} when V_{CE} is increasing.

j. t4: t3 + 5 μs.

k. $t_{d(on)}$: Turn on delay time.

l. t_r: Rise time.

m. $t_{d(off)}$: Turn off delay time.

n. t_f: Fall time.

o. W_{ON}: Turn on switching losses.

p. W_{OFF}: Turn off switching losses.

q. W_{TOT}: Total switching losses.

r. T_j: Semiconductor junction temperature.

s. V_G: Gate drive voltage.

4. Circuitry. Figure 3477–1 shows the basic test circuit. The circuit has to satisfy two fundamental requirements.

   a. The circuit reflects the losses that are attributed to the IGBT only and is independent from those due to other circuit components, like the freewheeling diode.

   b. The operation of the circuit shown on figure 3477–1 is as follows:

      (1) The driver IGBT builds the test current in the inductor. When it is turned off, current flows in the zener. At this point, the switching time and switching energy test begins, by turning on and off the DUT. In its switching, the DUT will see the test current that is flowing into the inductor and the voltage across the zener, without any reverse recovery component from a freewheeling diode. This test can exercise the IGBT to its full voltage and current without any spurious effect due to diode reverse recovery.

      (2) Input drive duty cycle should be chosen such that T_j is not affected. Control of T_j is best done using external methods.

5. Method. Figure 3477–2 shows the DUT current and voltage waveforms and test points.

5.1 Energy loss during turn on. During turn on, the energy loss is defined as follows in equation (1).

Equation (1) $$W_{ON} = \int_{t1}^{t2} i_{CE} \bullet V_{CE}\, dt \;\; joules/pulse$$

Refer to figure 3477-2 for t1 and t2

5.2 Energy loss during turn off. During turn off, the energy loss is defined as follows in equation (2).

Equation (2) $$W_{ON} = \int_{t4}^{t3} i_{CE} \bullet V_{CE}\, dt \;\; joules/pulse$$

Refer to figure 3477–2 for t3 and t4

5.3 Total switching loss. The total switching loss is the sum of equations (1) and (2).

$W_{TOT} = W_{ON} + W_{OFF}$ joules/pulse

5.4 Switching time measurements. Switching time measurements, while not the preferred method of delineating between devices, may be determined using the measurements below and as seen on figure 3477-2.

a. $t_{d(on)}$: The interval measured from the 10 percent point of the rising input pulse V_g and the 10 percent rise of the output current I_C.

b. t_r: The interval measured from the 10 percent to the 90 percent point of the rising output current I_C.

c. $t_{d(off)}$: The interval measured from the 90 percent point of the falling input pulse V_g to the 90 percent point of the falling output current I_C.

d. t_f: The interval measured from the 90 percent to the 10 percent point of the falling output current I_C.

6. Equipment. A modern high speed digitizing system is recommended. The measurement of W_{ON} or W_{OFF} is accomplished by accessing the output V(t) and I(t) waveforms, digitizing them, and transmitting the data to a computer where W_{ON} or W_{OFF} is calculated and the results displayed. Two factors of importance must be considered.

a. Sample spacing must be short, relative to transition times for accurate and repeatable results.

b. The relative V(t), I(t) channel delay must be known and accounted for in the computer program that does the point by point multiplication and summation that determines either W_{ON} or W_{OFF} (see figure 3477–2).

7. Specifications.

a. V_{CL}: Clamp voltage ____ V

b. I_{CE}: Maximum test current A ____ A

c. V_{GE}: Gate to emitter voltage ____ V

d. R_G: Gate resistance ____ Ω

e. T_j: Junction temperature ____ °C



FIGURE 3477–1. Test circuit.



FIGURE 3477–2. Typical clamped inductive waveforms.

METHOD 3478

POWER TRANSISTOR ELECTRICAL DOSE RATE

1. Purpose. The purpose of this test method establishes a baseline methodology for characterizing high-voltage transistors to high gamma dose rate radiation and for establishing electrical criteria to evaluate key test fixture parameters. From this data, a valid comparison can then be made between the device's response and its radiation data. Since power transistors are susceptible to radiation-induced burnout/damage, this test method should be considered a destructive test. For the IGBT, replace the drain and source MOSFET designations with collector and emitter IGBT designations, D = C and S = E.

2. Symbols and definitions. The following symbols and terminology shall apply for the purposes of this test method.

a. Power transistor burnout: Burnout is defined as a condition that renders the power transistor nonfunctional, usually a result of current-induced avalanche and second breakdown. Identification is accomplished by observing the drain current during irradiation and by verifying the device's performance after irradiation.

b. Symbols and terms.

di/dt: Change in current with respect to time (amperes per second).

dv/dt: Change in voltage with respect to time (volts per second).

I_{ds}: Measured current flowing into drain (amperes).

FWHM: Full-width half-max pulse width.

L_S: Calculated stray inductance observed by the DUT's response (henrys).

PW: Radiation pulse width defined by the full-width half-max (FWHM) measurement (seconds).

RC: Time constant equal to the resistance times capacitance

R_S: Calculated stray resistance observed by the DUT's response (ohms).

V_{ds}: Applied measured drain-to-source voltage (volts).

V_{gs}: Applied measured gate-to-source voltage (volts).

3. Test plan. A detailed test plan shall be prepared specifying, as a minimum, the following information.

a. Identify device types to be tested.

b. Identify number of samples.

c. Test fixture characteristics of stray R_S and L_S, based upon previous data or calculations (see 5.8).

d. Electrical characterization required in accordance with applicable specification sheet before and after the radiation event.

e. Electrical parameters to be monitored.

f. Complete description of test system (e.g., schematics, flow charts).

4. Apparatus.

4.1 Instrumentation. Instrumentation required to monitor and test the device to high gamma dose rate radiation will generally consist of the following types of equipment.

a. Curve tracer.

b. Digital or analog voltmeter.

c. DC current probe.

d. Digital or analog current meter.

e. Digitizer or storage scope.

f. High-voltage power supply.

4.2 Holding fixture. The holding fixture may be mandated by the test facility. Coordination between users and facility is an absolute necessity. The fixture shall be capable of interfacing the power and signal lines between the test board and DUT, as well as, collimating the radiation beam to expose only the DUT.

4.3 Test fixture. The test board shall be constructed to meet the following requirements.

a. Construction: Circuit layout and construction are critical. Circuit layout and construction shall be optimized to minimize stray L_S and R_S effects presented to the DUT. Applicable gauge wires, ground planes, and materials shall be used to minimize these effects of stray inductance and resistance. Wire lengths shall be kept to an absolute minimum.

   CAUTION: Wire lengths connecting the DUT in excess of four inches (101.60 mm) should be re-evaluated to determine shortest possible wire length.

b. Components: Circuit components shall be chosen to optimize performance. Capacitors shall have high Q ratings reflecting high di/dt. The test circuit shall have multiple capacitors in parallel, minimizing the parasitic resistance presented by each capacitor while obtaining the required dv/dt response. DC current probes shall be passive having minimal ac insertion resistance. The current probe shall also be capable of measuring a large current without saturating its magnetic core.

c. DUT package: Circuit and device parameters will dictate the power transistor response to high gamma dose rate radiation. The DUT shall be tested in the same package type that will be used in the system. If a different package type is used, then electrical, mechanical, and thermal properties of that package need to be considered and their effects accounted for in the test results.

d. Test circuit: Schematically, test circuits are as shown on figures 3478–1, 3478–2, and 3478–3. Representative waveforms are depicted on figure 3478–4. Components and wiring shall not be placed directly in the radiation beam. An isolation resistor shall be placed between the stiffening capacitors and high-voltage power supply, minimizing its interaction with the DUT response. The resistor value will depend on the RC time constant required to isolate interaction. Biasing of the gate shall be accomplished using an RC filtering or ballasting resistor network (see figure 3478–1 or 3478–2), unless it is connected directly to the common source (see figure 3478–3).

   CAUTION: Peak currents in excess of 1,000 amperes with di/dt in excess of 1,000 amperes per microsecond are possible.



FIGURE 3478–1. Gate bias configuration 1.



FIGURE 3478–2. Gate bias configuration 2.



NOTES:

1. C1: Consists of several small capacitors (typically .1 μF).
2. C2: Consists of several large capacitors (typically 200 μF).
3. R1: Drain isolation resistor (typically > 1 kΩ).
4. R2: Gate filter resistor (typically 1 kΩ).
5. C3: Gate filter capacitance (typically 0.1 μF).
6. P1: Current probe (Pearson Model +11 or similar).

FIGURE 3478–3. No gate bias configuration 3.



FIGURE 3478–4. Actual test waveforms.

5. Procedure. Two essential requirements are outlined in this procedure that allow a meaningful analysis of a device's radiation response as compared to data obtained on a different test fixture.

a. In 5.1 through 5.7, the procedure to characterize power transistors to high gamma dose rate radiation and what data to collect and record are described.

b. In 5.8, there is a description for a technique to extract key electrical parameters, L_S and R_S, allowing the test fixture to be characterized using the above radiation data.

5.1 Sample size. A minimum of five samples per device type shall be tested to determine the dose rate response of each power transistor type. All devices shall meet the electrical specifications required for that particular device type before initial exposure.

5.2 Identification. In all cases, each test sample shall be individually marked to ensure that the test data can be traced to its corresponding test sample.

5.3 Radiation source.

a. The radiation source shall be either a flash x-ray or a LINAC.

b. The facility/source shall be capable of varying the dose rate levels to characterize the device's response to various dose rates.

c. The minimum pulse width shall be performed using a 20 to 50 ns pulse width (FWHM).

5.4 Dosimetry. Dosimetry shall be used to measure the actual dose in rad(Si) of the radiation pulse. Any dosimetry technique that meets ASTM standards (ASTM F526) may be used.

5.5 Waveform recording. The voltage, V_{ds}, and test current, I_{ds}, shall be monitored before, during, and after each irradiation. Voltage in excess of the maximum input voltage of the recording device shall be attenuated.

5.6 Test conditions. The DUT shall be biased with the specified test conditions and verified for each irradiation. Drain and gate current shall be monitored before, during, and after each exposure. The capacitive load across the drain/source shall maintain the drain bias voltage, V_{ds}, during the exposure within $\pm$10 percent of that specified. The test shall not be repeated until the stiffening capacitors have sufficiently recharged. All tests shall be performed at the required ambient temperature.

CAUTION: Some transistors may require a gate bias to turn the DUT off after the radiation event.

5.7 Test setup/sequence.

a. Tune LINAC/flash x-ray to desired pulse width and dose rates and perform initial beam dosimetry.

b. Install holding fixture and test system circuitry.

c. Insert DUT (precharacterized in accordance with applicable specification sheet).

d. Apply and verify test voltage to gate (V_{gs}).

e. Apply and verify test voltage to drain (V_{ds}).

f. Connect monitors to appropriate recorders.

g. Expose DUT to desired dose rate.

h. Record photocurrent (I_{ds}) and V_{ds} response

i. Record test information: Test conditions V_{ds} and V_{gs}; actual dose rate, accumulated total dose, date, and other information pertinent to test.

j. Verify survivability of test device: Check electrical parameters to determine any damage.

k. Repeat with new test conditions: Different V_{ds}, dose rate, or V_{gs}.

5.8 Determination of stray inductance/resistance. Knowing the stray components, L_S and R_S, will provide a technique to compare test data from different test fixtures and packages. L_S and R_S will limit the amount of current flow and the peak current observed by the DUT.

a. Using the recorded photocurrent waveforms, the quantitative values of the stray resistance, R_S, and inductance, L_S, can be extracted for that test fixture and package.

CAUTION. The stray fixture components may change with exposure to radiation, testing, or time.

b. Determine the inductance, L_S, from the relationship:

$$\left(\frac{di}{dt}\right) = \left(\frac{V_{ds}}{L_s}\right)$$

and

$$L_s = \frac{V_{ds}}{\left(\frac{di}{dt}\right)}$$

The calculated inductance will be influenced by the series resistance; and, therefore, the value of the di/dt response shall be based upon the change in primary photocurrent between its 0 percent to 10 percent response. The L_S value shall be determined from this experimental data.

c. Determine the resistance, R_S, from the relationship:

$$I_{ds} = \left(\frac{V_{ds}}{R_s}\right) * \left[1 - \left(\exp - \left((t * \frac{R_s}{L_s}\right)\right)\right]$$

The calculated resistance should be determined from the peak primary photocurrent response and its corresponding time. Using iterative calculations, R_S shall be determined within ±5 percent based upon this experimental data.

6. Documentation. Test records shall be maintained by the experimenter. Test records shall include the following:

a. Part type, item, and lot identification.

b. Date of test and operator's name.

c. Identification of radiation source and pulse width.

d. Description of test system and circuit.

e. Description of dosimetry techniques and circuits.

f. Test bias conditions.

g. Recorded voltage current waveforms.

h. Minimum dose rate V_{ds} to induce burnout

i. Maximum dose rate V_{ds} not to induce burnout.

j. Device leakage currents before and after irradiation.

k. Recorded waveforms of pulse shape intensity.

l. Accumulated total dose.

m. Ambient test temperature.

n. Calibration records and serial numbers, if required.

o. DC electrical measurements after radiation event.

6.1 Reporting. This documentation shall be used to prepare a summary describing the test system, data, results, and analysis. The summary shall include a description of the device, dc electrical parameters before and after testing, a statistic summary indicating the sample mean and standard deviation of each device type, plots of photocurrent versus dose rate at a specified V_{ds} and V_{gs}, calculations for stray L_S and R_S for the test fixture for each device type or package type, and a general synopsis of the test results.

This page intentionally left blank.

METHOD 3479

SHORT-CIRCUIT WITHSTAND TIME

1. Purpose. The purpose of this test finds out the length of time a device can survive a short-circuit condition. In some circuits, such as motor drives, it is necessary for a semiconductor device to withstand a short-circuit condition for short periods of time. During such a condition, the current in the device is dependent on the gain of the device and the level of the drive supplied. It is important for the designer to know how long a device can survive a short-circuit condition with a given drive level. Fault detect circuits can be designed to react within this time period. In some cases the junction temperature may exceed the maximum rating. If it does, the rating shall be nonrepetitive with a limit on the maximum number of events over the lifetime of the device. Otherwise, it will be a repetitive rating. In the case of a nonrepetitive rating, the manufacturer shall perform adequate reliability testing so as to ensure the validity of this rating. For performance specifications, the controlling document shall mandate such tests.

2. Scope. This test covers all power semiconductors or hybrids that can be turned off with a control terminal and which are intended for use as switching devices. Power MOSFETs, IGBTs, and bipolar transistors are examples of these devices.

3. Symbols and definitions. The following symbols and terminology shall apply for the purposes of this test method:

a. Drive: One of the following:

V_{DRIVE} = Nominal drive voltage (volts).

I_{DRIVE} = Nominal drive current (amperes).

This value must be maintained to within ±5 percent of the specified value. In a graphical representation, various levels of drive may be specified, as shown on figure 3479-3. The speed of turn-off shall be such that avalanching the DUT is prevented.

b. L_S: Stray inductance of the output circuit (see figure 3479-1) shall be kept as low as is practical. In order to verify this, the maximum value of L_S shall be a condition of the test called out on the applicable specification sheet of the device (see figure 3479-2). L_S = V dt/di during the first 10 percent of the output current waveform.

c. R_{DRIVE}: The output impedance of the drive circuitry.

d. T_j: Junction temperature (°C). Its starting value shall be specified, and controlled to five percent at the beginning of the test.

e. t_{sc}: Short-circuit withstand time (seconds). Measured between the time the device drive rises above 50 percent of its peak value and when it falls below 50 percent of its peak value.

f. V_{SC}: Nominal short-circuit voltage (volts). Shall be maintained between +5 percent and -10 percent of the specified value during the test.

4. Circuitry. Electrical test circuitry is as shown on figure 3479-1. Drive circuitry must be appropriate for the device being tested, whether voltage or current driven. Care must be taken to minimize stray inductance in the output circuit in order to avoid limiting the current during the test, or avalanching the device during turn-off at the end of the test.

4.1 Procedure for measurement of short-circuit withstand time (see figure 3479-2).

a. t0: Apply test voltage.

b. t1: Apply drive signal.

c. t2: Device drive reaches 50 percent of maximum value.

d. t3: Remove drive signal.

e. t4: Device drive falls to 50 percent of maximum value.

f. t5: Remove test voltage.

5. Acceptance criteria. DC electrical test shall be conducted before and after the test. Exactly which parameters are to be measured will be device dependent, and shall be called out on the applicable specification sheet.

6. Specification. Tabular specification shall be as follows.

t_{SC} short-circuit withstand time _____ μs at:

(1) V_{SC} short-circuit voltage _____ V

(2) Drive voltage (or current) _____ V (or A)

(3) T_j junction temperature _____ °C

(4) R_{DRIVE} output impedance _____ Ω

(5) L_S stray inductance _____ nH



FIGURE 3479–1. Test circuit.



FIGURE 3479–2. Short-circuit withstand time waveform.



FIGURE 3479–3. Sample graphical specification.

This page intentionally left blank.

METHOD 3490

CLAMPED INDUCTIVE SWITCHING SAFE OPERATING AREA FOR
MOS GATED POWER TRANSISTORS

1. Purpose. The purpose of this test is to define a method for verifying the inductive switching SOA for MOS gated power transistors and to assure devices are free from latch up.

2. Scope. This test includes all power MOSFETs and IGBTs used in switching applications for power supplies and motor controls.

3. Circuitry. As shown on figure 3490–1, a simple inductive load circuit is employed. Drive circuitry applies a voltage to the DUT to achieve a specified current. The turn-off dv/dt is controlled by a gate resistor. A clamping diode or suppression device is used to limit the maximum voltage which occurs during turn-off. The clamping device shall be located as close as possible to the DUT to minimize voltage spikes due to stray inductance L_S. For inductive load waveform see 3490–2.

4. Symbols and definitions. The following symbols and terminology shall apply for the purposes of this test method:

a. dv/dt: Change in voltage during turn-on and turn-off measured between 75 percent and 25 percent of total clamp voltage during turn-off.

b. I_L: Load current through inductor and DUT.

c. L: Series inductance.

d. L_S: Stray series inductance due to layout of circuit.

e. R_g: Resistor in series with the gate which is used to limit turn-off dv/dt during switching.

f. T_A: Ambient temperature (°C): Temperature used to heat the DUT.

g. T_C: Case temperature (°C): Temperature of the DUT as measured on the exterior of the package as close as possible to the die location.

h. T_J: Junction temperature (°C): Shall not exceed maximum rating of the DUT.

i. t_p: Pulse width between turn-on and turn-off of DUT.

j. V_{CC}: Collector supply voltage, dc.

k. V_{CES}: Collector to emitter voltage gate shorted to emitter.

l. V_{CF}: Clamping voltage.

m. V_{DM}: Maximum off-state voltage measure at the DUT which is caused by stray inductance between the DUT and the voltage suppressor. V_{DM} is due to L di/dt generated during turn-off.

n. V_{DSS}: Source-to-drain voltage gate shorted to source.

o. V_G: Drive voltage from a voltage source used to turn-on and turn-off the MOS DUT to achieve a specified current.

5. Specification conditions. The following conditions shall be as specified in the applicable specification sheet.

a. V_{CC}: V.

b. V_{CF}: V.

c. I_L: A.

d. $T_C = T_A$: °C.

e. L: mH.

f. t_p: µs.

g. dv/dt: V/µs minimum.

h. N: Number of pulses.

6. Acceptance criteria.

a. No degradation of blocking voltage at the end of test shall be permitted.

b. Latch-up or reduction of I_L shall not be observed.

c. DUT shall meet group A, subgroup 2 limits of the applicable specification.

7. Comments and recommendations.

a. Gate resistor or gate drive source shall be as close as possible to the DUT to minimize oscillations during turn-off.

b. Gate resistor valve or gate drive is selected to assure minimum peak dv/dt is achieved.

c. V_{CF} clamping device should be as close as possible to the DUT to minimize voltage over shoot. A general guideline is V_{CF} should not exceed 110 percent of V_{DM} and shall be less than avalanche breakdown of DUT.

d. L should be selected to assure peak current is reached. The I_C will not be reached if too large of an inductor is used.

e. Safety precautions should be taken when testing high voltage devices and rules and regulations for handling high voltage devices should be followed.



FIGURE 3490-1. Inductive load circuit.



NOTES:

1. V_{clamp} (in a clamped inductive-load switching circuit) or $V_{(BR)DSX}$ (in an unclamped circuit) is the peak off-state.
2. Drain and source references for MOSFETs are equivalent to collector and emitter references for IGBTs.

FIGURE 3490–2. Inductive load waveform.

This page intentionally left blank.

METHOD 3501

BREAKDOWN VOLTAGE, DRAIN-TO-SOURCE

1. Purpose. The purpose of this test is to determine if the breakdown voltage of the gallium arsenide field effect transistor under the specified conditions is greater than the specified minimum limit.

2. Test circuit. See figure 3501-1.



NOTE: The ammeter shall present essentially a short-circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 3501–1. Test circuit.

3. Procedure. A negative (reverse) voltage shall be applied to the gate, with the specified bias condition (condition A) applied, then a positive voltage applied to the drain. The device is acceptable if the gate current is less than the maximum specified with the voltage bias conditions on the gate and drain as specified in the applicable specification sheet. With the specified gate and drain voltages, if the specified maximum gate current is exceeded, the device shall be considered a failure.

NOTE: Breakdown voltage as determined by maximum. Allowed gate current, with the specified bias condition applied from gate-to-source and drain-to-source.

4. Summary. The following conditions shall be specified in the applicable specification sheet:

a. Test current (see 3).

b. The bias condition is gate-to-source and drain-to-source - reverse bias (specify bias voltages).

This page intentionally left blank.

METHOD 3505

MAXIMUM AVAILABLE GAIN OF A GaAs FIELD EFFECT TRANSISTOR (FET)

1. Purpose. The purpose of this method establishes a basic test circuit for the purpose of determining the associated gain of a gallium arsenide field effect transistor (FET).

2. Procedure. Configure the test setup as shown on figure 3505–1. First apply the gate voltage (V_{GS}) then apply the drain voltage (V_{DS}). Adjust the gate voltage so that the FET is biased at the specified operating point as noted in the applicable specification sheet, such as I_{DS} = 50 percent of I_{DSS}. Adjust the input and output tuners so that the transistor exhibits maximum output power and near maximum gain; that is, the transistor's gain must not be compressed more than 2 dB. The input power level is then reduced by at least 10 dB. At this reduced input signal level, the small signal gain is defined as G0.

Calculation:

G_{1dB} = G0 - 1.0 dB (associated gain at the 1 dB compression point).

The gain of the FET (output power/input power in dB) is recorded as the input power is increased in 1 dB increments. When the measured gain of the FET is less than or equal to G_{1dB}, as calculated above, the output power is recorded and this value represents the 1 dB compression point (P_{1dB}) power level and is used in determining the pass/fail status of the DUT in accordance with the value specified in the detail specification.

3. Test circuit. See figure 3505–1.

4. Summary. Unless otherwise specified in the applicable specification sheet, the following condition shall be as follows: T_C = (Temperature of case) = +25°C.



FIGURE 3505–1. Test circuit.

This page intentionally left blank.

METHOD 3510

1 dB COMPRESSION POINT OF A GaAs FIELD EFFECT TRANSISTOR (FET)

1. Purpose. The purpose of this method establishes a basic test circuit for the purpose of determining the 1 dB compression point of a gallium arsenide FET.

2. Procedure. Configure the test setup as shown on figure 3510–1. To prevent damage to the DUT, first apply the gate voltage (V_{GS}) then apply the drain voltage (V_{DS}). Adjust the gate voltage so the FET is biased at the specified operating point as noted in the applicable specification sheet, such as I_{DS} = 50 percent of I_{DSS}. Adjust the input power to the level and frequency given in the applicable specification sheet; adjust the input and output tuners so the transistor exhibits maximum output power while its gain remains within 2 dB of the manufacturer's specified minimum gain for the device and while the gate current remains within the range specified in the applicable specification sheet. The gate current shall also remain within the range specified in the applicable specification sheet. The input power level is then reduced by 10 dB or some greater amount specified in the applicable specification sheet. At this reduced input signal level, the small signal gain is defined as G0.

Calculation: G_{1dB} = G0 = 1.0 dB.

The gain of the FET (output power/input power in dB) is recorded as the input power is increased in increments of 1 dB decreasing to 0.25 dB, or smaller, as G_{1dB} is approached. When the gain of the FET is less than or equal to G_{1dB}, as calculated above, the output is recorded and this value represents the 1 dB compression point (P_{1dB}) and is used in determining the pass/fail status of the DUT in accordance with the value specified in the applicable specification sheet.

3. Test circuit. See figure 3510–1.

4. Summary. Unless otherwise specified in the applicable specification sheet, the following condition shall be as follows: (T_C) = (Temperature of case) = +25°C.



FIGURE 3510–1. Test system.

METHOD 3570

GaAs FIELD EFFECT TRANSISTOR (FET) FORWARD GAIN (Mag S21)

1. Purpose. The purpose of this method establishes a basic test method, test setup, and procedure for measuring the forward gain (magnitude of S21) of GaAs FETs.

2. Procedure. Configure and calibrate the test setup as shown on figure 3570–1. To prevent damage to the DUT, first apply the gate voltage (V_{GS}) and then apply the drain voltage (V_{DS}) to the bias levels specified in the applicable specification sheet. Adjust the gate voltage so that the DUT is biased at the specified operating point, such as I_{DS} = 50 percent of I_{DSS}. Record the DUTs magnitude of S21 (in dB) using the network analyzer as shown on figure 3570–1.

3. Test circuit. See figure 3570–1.

4. Summary. Unless otherwise specified in the applicable specification sheet, the following condition shall be as follows: (T_C) = (Temperature of case) = +25°C.



FIGURE 3570–1. Parameter test system.

This page intentionally left blank.

METHOD 3575

FORWARD TRANSCONDUCTANCE

1. Purpose. The purpose of this method establishes a basic test circuit for the purpose of establishing forward transconductance gm for gallium arsenide field effect transistors.

2. Procedure. The gate-to-source voltage (V_{g1}) is applied as necessary to achieve the specified drain-to-source current (I_{DS1}). The gate-to-source voltage is reduced gradually or increased gradually by 0.050 volts (V_{g2}) and the drain-to-source current is measured (I_{DS2}). The transconductance (gm) is calculated using the following formula:

Calculation:

$$gm = \left| \frac{I_{d1} - I_{d2}}{0.050} \right|$$

3. Test circuit. See figure 3575–1.

4. Summary. Unless otherwise specified in the applicable specification sheet, the following conditions shall be as follows:

a. I_{D1} = 0.5 I_{DSS} ±10 percent I_{DSS}.

b. Unless otherwise specified, T_C = (temperature of case) = +25°C.



NOTE: The ammeter shall present essentially a short circuit to the terminals between which the current is being measured or the voltmeter readings shall be corrected for the drop across the ammeter.

FIGURE 3575–1. Forward transconductance circuit.

This page intentionally left blank.

CONCLUDING MATERIAL

Custodians:
Army – CR
Navy – EC
Air Force – 85
NASA – NA
DLA – CC

Review activities:
Army – AR, MI, SM
Navy – AS, CG, MC, SH
Air Force – 19, 99
Other – NRO

Preparing activity:
DLA – CC

Project: 5961–2011–073

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.daps.dla.mil.